State-Of-The-Art Architectures for Analog Low-Dropout Voltage Regulators


A new technical paper titled “Evaluation and Perspective of Analog Low-Dropout Voltage Regulators: A Review” was published by researchers at Universiti Tunku Abdul Rahman, University of Malaya, Asia Pacific University of Technology and Innovation, and University of Macau.

“Low-dropout regulators (LDOs) are widely adopted in power management integrated circuits (PMICs) and serve as a bridge between the switching regulators and individual on-chip modules to provide a smooth, regulated output voltage. Compared to digital LDOs (DLDOs), analog LDOs (ALDOs) lead in the advantage of low output ripple and large power supply rejection (PSR). However, the preference of achieving high performance in terms of load transient, high PSR, good load and line regulation, while maintaining a low quiescent current and low dropout voltage for high efficiency, remains the key challenge in ALDO design. For operation with a low quiescent current, the bandwidth is reduced due to low transconductance, resulting in the limited gate driving capabilities in terms of charging and discharging the large gate capacitance of the pass or output transistor. In addition, the preference for system-on-chip design in the absence of large off-chip capacitors arises stability issues. In this paper, recent reported state-of-the-art architectures for ALDOs are revisited and reviewed. The performance of these ALDOs is compared and their applications are investigated.”

Find the technical paper here. Published October 2022.

T. Y. Chyan et al., “Evaluation and Perspective of Analog Low-Dropout Voltage Regulators: A Review,” in IEEE Access, vol. 10, pp. 114469-114489, 2022, doi: 10.1109/ACCESS.2022.3217919.

Related Reading
Understanding Linear Regulators And Their Key Performance Parameters
The key performance parameters of LDOs and their impact on delivering clean output voltage to the various devices inside an electronic system.
Low Power-High Performance Newsletter
Power Domain Implementation Challenges Escalate
More power domains are adding to chip complexity. Doing more throughout the design flow can help to limit power and avoid debug issues.

Leave a Reply

(Note: This name will be displayed publicly)