tag: advanced packaging

Back-End Packaging And Test: From Lessons Learned To Future Innovations
By Jessica Albright - 20 Feb, 2025 - Comments: 0

The semiconductor industry is a hallmark of technological innovation, evolving rapidly to meet the demands of an increasingly digital world. At its core, semiconductor manufacturing involves two main stages: front-end processes, (wafer fabrication) and back-end processes (packaging and test). Wafer fabrication consists of creating microscopic electronic circuits on a silicon wafer. Packaging an... » read more

Advanced Packaging Evolution: Chiplet And Silicon Photonics-CPO
By Vincent Lin - 20 Feb, 2025 - Comments: 0

As we enter the AI era, the demand for enhanced connectivity in cloud services and AI computing continues to surge. With Moore’s Law slowing down, the increasing data rate requirements are surpassing the advancements of any single semiconductor technology. This shift underscores the importance of heterogeneous integration (HI) as a crucial solution for alleviating bandwidth bottlenecks. Tod... » read more

Developing Systems For Heterogeneous Integration: Insights From HiCONNECTS
By Kartikey Srivistava - 20 Feb, 2025 - Comments: 0

The European semiconductor ecosystem continues to evolve, driven by the ambitions outlined in the EU Chips Act. With goals to strengthen Europe’s technological leadership and double its semiconductor manufacturing market share to 20% by 2030, collaboration across the value chain is imperative. Heterogeneous Integration for Connectivity and Sustainability (HiCONNECTS), a Horizon Europe-funde... » read more

What’s Next In Advanced Packaging?
By Ed Sperling And Laura Peters - 19 Feb, 2025 - Comments: 0

Experts at the Table: Semiconductor Engineering sat down to discuss 3D-IC progress and issues, photonics, and tradeoffs with different interposers and bridge technologies, with Michael Kelly, vice president of Chiplets and FCBGA Integration at Amkor; William Chen, fellow at ASE; Dick Otte, CEO of Promex Industries; and Sander Roosendaal, R&D director at Synopsys Photonics Solutions. What fo... » read more

FOWLP Warpage: Review Of Causes, Modeling And Methodologies For Controlling
By Technical Paper Link - 14 Feb, 2025 - Comments: 0

A new technical paper titled "Warpage in wafer-level packaging: a review of causes, modelling, and mitigation strategies" was published by researchers at Arizona State University. Abstract "Wafer-level packaging (WLP) is a pivotal semiconductor packaging technology that enables heterogeneously integrated advanced semiconductor packages with high-density electrical interconnections through i... » read more

What Exactly Is Multi-Physics?
By Brian Bailey - 13 Feb, 2025 - Comments: 1

Multi-physics is the new buzzword in semiconductor design and analysis, but the fuzziness of the term is a reflection of just how many new and existing problems need to be addressed simultaneously in the design flow with advanced nodes and packaging. This disaggregation of planar SoCs and the inclusion of more processing elements, memories, interconnects, and passives inside a package has cr... » read more

Innovations Driving The Advanced Packaging Roadmap: Part Two
By Keith Best - 11 Feb, 2025 - Comments: 0

As the advanced packaging world enters the AI era, manufacturers are exploring ways to extend the life cycle of organic substrates and successfully introduce glass substrates to high volume manufacturing. In last month’s blog, “Innovations Driving The Advanced Packaging Roadmap: Part One,” we discussed the challenges of organic and glass substrates as the industry marches toward sub-2µm ... » read more

Advanced Packaging Moving At Breakneck Pace
By Ed Sperling And Laura Peters - 29 Jan, 2025 - Comments: 0

Experts at the Table: Semiconductor Engineering sat down to discuss advances in packaging with Michael Kelly, vice president of Chiplets and FCBGA Integration at Amkor; William Chen, fellow at ASE; Dick Otte, CEO of Promex Industries; and Sander Roosendaal, R&D director at Synopsys Photonics Solutions. What follows are excerpts of that discussion. [Part 2 of the discussion is here.] ... » read more

The Road To Super Chips
By Ed Sperling - 27 Jan, 2025 - Comments: 0

Reticle size limitations are forcing chip design teams to look beyond a single SoC or processor in order to achieve orders of magnitude improvements in processing that are required for AI. But moving data between more processing elements adds a whole new set of challenges that need to be addressed at multiple levels. Steve Woo, distinguished inventor and fellow at Rambus, examines the benefits ... » read more

Assembly Design Rules Slowly Emerge
By Bryon Moyer - 27 Jan, 2025 - Comments: 0

Process design kits (PDKs) play an essential in ensuring that silicon technology can proceed from one generation to the next in a manner that design tools can keep up with. No such infrastructure has been needed for packaging in the past, but that's beginning to change with advanced packages. Heterogeneous assemblies are still ramping up, but their benefits are attracting new designs. “Chi... » read more

← Older posts Newer posts →

  • Sponsors

About

Navigation

Connect With Us

Copyright ©2013-2025 SMG   |  Terms of Service  |  Privacy Policy