Overcoming Next-Generation AESA Radar Design Challenges

By Cadence - 24 Mar, 2021 - Comments: 0

Phased array antennas were first used in military radar systems to scan the radar beam quickly across the sky to detect planes and missiles. These systems are becoming popular for a variety of applications and new active electronically scanned arrays (AESAs) are being used for radar systems in satellites and unmanned aerial vehicles. As these systems are deployed in new and novel ways, size and... » read more

Design Challenges Of Next-Generation AESA Radar

By NI - 07 Aug, 2017 - Comments: 0

Phased-array antennas, first used in military radar systems, are gaining in popularity for a variety of applications with new active electronically-scanned arrays (AESAs) being used for radar systems in satellites and unmanned aerial vehicles. As these systems are deployed, meeting size and performance requirements are critical. To support AESA radar development efforts, electronic design autom... » read more

RF GaN Gains Steam

By Mark LaPedus - 25 Jul, 2016 - Comments: 0

The RF [getkc id="217" kc_name="gallium nitride"] (GaN) device market is heating up amid the need for more performance with better power densities in a range of systems, such as infrastructure equipment, missile defense and radar. On one front, for example, RF GaN is beginning to displace a silicon-based technology for the power amplifier sockets in today’s wireless base stations. GaN is m... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: AESA

Overcoming Next-Generation AESA Radar Design Challenges

Design Challenges Of Next-Generation AESA Radar

RF GaN Gains Steam