Week In Review: Design, Low Power

By Jesse Allen - 01 Feb, 2019 - Comments: 0

Tools & IP OneSpin revealed its latest formal app, Connectivity XL, providing formal connectivity checking to 7nm, multi-billion gate SoC designs. The app generates detailed connectivity specification tables from abstract connectivity specs through a dedicated checking engine that integrates structural and formal analysis to perform on-the-fly, automated abstractions. It supports verificat... » read more

Week In Review: Design, Low Power

By Jesse Allen - 30 Nov, 2018 - Comments: 0

Tools & IP UltraSoC debuted functional safety-focused Lockstep Monitor, a set of configurable IP blocks that are protocol aware and can be used to cross-check outputs, bus transactions, code execution, and register states between two or more redundant systems. It supports all common lockstep / redundancy architectures, including full dual-redundant lockstep, split/lock, master/checker, and... » read more

RISC-V Inches Toward The Center

By Ann Mutschler - 01 Oct, 2018 - Comments: 1

RISC-V is pushing further into the mainstream, showing up across a wide swath of designs and garnering support from a long and still-growing list of chipmakers, tools vendors, universities and foundries. In most cases it is being used as a complementary processor than a replacement for something else, but that could change in the future. What makes RISC-V particularly attractive to chipmaker... » read more

Designing Hardware For Security

By Ed Sperling - 09 May, 2018 - Comments: 1

By Ed Sperling and Kevin Fogarty Cyber criminals are beginning to target weaknesses in hardware to take control of devices, rather than using the hardware as a stepping stone to access to the software. This shift underscores a significant increase in the sophistication of the attackers, as evidenced by the discovery of Spectre and Meltdown by Google Project Zero in 2017 (made public in Ja... » read more

Security: Losses Outpace Gains

By Ed Sperling - 06 Apr, 2017 - Comments: 0

Paul Kocher, chief scientist in [getentity id="22671" e_name="Rambus'"] Cryptography Research Division, sat down with Semiconductor Engineering to discuss the new threats to security, artificial intelligence and machine learning, and how to engineer a secure system. What follows are excerpts of that conversation. SE: Where are we with security? It seems that rather than getting better, thing... » read more

Reliability Adds Risk Over Time

By Ed Sperling - 07 Jan, 2016 - Comments: 1

Being able to connect devices to other devices has a long list of benefits, many of them related to the digitization of the analog or physical world. That includes all the benefits of being able to quantify, process and analyze information to to relay it in real time all over the globe. This is what's at the heart of the Internet of Things/Internet of Everything revolution. It's also at leas... » read more

The Week In Review: Design/IoT

By Jesse Allen - 01 Jan, 2016 - Comments: 0

Intel completed its $16.7 billion acquisition of Altera this week. Check out our analysis of why this may be the most important M&A deal of 2015 for the semiconductor industry, and the challenges faced in making it work. NXP uncorked its latest multi-protocol NFC frontend, incorporating ISO/IEC 15693, Felica, MIFARE and ISO/IEC 14443A/B. According to NXP, it delivers four times more outp... » read more

The Great IoE Race Begins

By Ed Sperling - 05 Nov, 2015 - Comments: 0

Nobody knows how many tens of billions of semiconductors will be used in the IoE, but it's a sure bet it won't be a few chips replicated billions of times. Most IoE devices will need to be customized for specific applications. Many will need to be highly reliable for many years. And all of them will need to be secure and power-efficient. Yet they also will need to connect to heterogeneous ne... » read more

The Week In Review: Design/IoT

By Jesse Allen - 21 Aug, 2015 - Comments: 0

Chips Rambus moved into the fabless market with the announcement that it is developing memory controller chips, expanding the company's business beyond just creating IP for the memory and security markets. Read Ed Sperling's full analysis. Standards Accellera updated the Standard Co-Emulation Modeling Interface (SCE-MI). The newest version of the standard, SCE-MI 2.3, expands the set o... » read more

The Week In Review: Design/IoT

By Jesse Allen - 20 Mar, 2015 - Comments: 0

Mergers & Acquisitions Silvaco acquired Invarian, anticipating integration of Invarian's methodology will accelerate adoption of concurrent power-voltage-thermal analysis. Legal A U.S. District Court judge ordered Kilopass to pay $5.5 million to Sidense for legal fees incurred in Kilopass' patent infringement suit against Sidense. That lawsuit was dismissed in 2012. Sidense filed... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.

by Ed Sperling

Defining The Chiplet Socket

The industry may have started with the wrong approach for enabling a third-party chiplet ecosystem, but who will step in and fix it?

by Brian Bailey

tag: Andes

Week In Review: Design, Low Power

Week In Review: Design, Low Power

RISC-V Inches Toward The Center

Designing Hardware For Security

Security: Losses Outpace Gains

Reliability Adds Risk Over Time

The Week In Review: Design/IoT

The Great IoE Race Begins

The Week In Review: Design/IoT

The Week In Review: Design/IoT

Trending Articles

NAND Flash Targets 1,000 Layers

Testing For Thermal Issues Becomes More Difficult

Auto Chip Aging Accelerates In Hot Climates

Is In-Memory Compute Still Alive?

Top-Down Vs. Bottom-Up Chiplet Design

Knowledge Centers
Entities, people and technologies explored