tag: AOI

Catching Critical Defects In TSVs And Stacked Chips
By Laura Peters - 10 Feb, 2026 - Comments: 0

Key Takeaways Variation is becoming a bigger problem in multi-die assemblies with TSVs and hybrid bonding. Multi-modal approaches are required to test these devices. AI plays a role in improving defect capture rate and distinguishing between yield-killing and false positives. New methods for interconnecting devices using through-silicon vias (TSVs) and hybrid bonding in stac... » read more

Chiplets Add More Inspection And Test Steps
By Anne Meixner - 10 Feb, 2026 - Comments: 0

Key Takeaways Ensuring the reliability of multi-die assemblies requires a variety of approaches to detect subsurface defects. Bonds and interconnects are especially problematic and require more inspection insertions. Ensuring reliability requires connecting fragmented data that is often siloed. The shift to multi-die assemblies is forcing changes in how chips are tested and ... » read more

Hybrid Approach Emerges For Edge/Cloud Inspection Of Chips
By Anne Meixner - 14 Oct, 2025 - Comments: 0

An explosion in data from inspection images and metrology measurements is creating a confusing set of demands for chipmakers and their equipment vendors. On one hand they need the massive storage and compute resources of the cloud to utilize AI/ML-based models, but they also need the faster response time of the edge to make adjustments at the tool level. Balancing these requirements is a mas... » read more

Hunting For Macro Defects
By Anne Meixner - 08 Apr, 2025 - Comments: 0

Detecting macro-defects early in the wafer processing flow is vital for yield and process improvement, and it is driving innovations in both inspection techniques and wafer test map analysis. At the wafer level, a macro-defect can affect more than one die, and in some cases large regions of a wafer. Finding macro defects can indicate a significant issue with a process module, a particular fi... » read more

A Universal Deep Learning Model For Segmenting Automated Optical Inspection Images
By Nordson Test And Inspection - 08 Apr, 2025 - Comments: 0

A new technical paper titled "A Universal AI-Powered Segmentation Model for PCBA and Semiconductor" was published by researchers at Nordson Corporation. "This paper introduces a novel universal deep learning model designed to segment AOI images for both PCBA and 17 semiconductor components, offering a more robust and adaptable solution for defect detection," states the paper. Read more he... » read more

Using Deep Learning ADC For Defect Classification For Automatic Defect Inspection
By Onto Innovation - 14 May, 2024 - Comments: 0

In traditional semiconductor packaging, manual defect review after automated optical inspection (AOI) is an arduous task for operators and engineers, involving review of both good and bad die. It is hard to avoid human errors when reviewing millions of defect images every day, and as a result, underkill or overkill of die can occur. Automatic defect classification (ADC) can reduce the number of... » read more

Return On Investment Of A Pre-Reflow AOI System
By Nordson Test And Inspection - 14 May, 2024 - Comments: 0

This paper describes the losses from defects at the placement process in the SMT line. Two case studies of European and Taiwanese SMT manufacturers illustrate the actual losses from their defects. An evaluation method to select a pre-reflow AOI system maximizing the return on investment (ROI) is introduced. In the end, ROIs of three commercial pre-reflow AOI systems are compared to demonstrate ... » read more

Using Automatic Defect Classification To Reduce The Escape Rate Of Defects
By Bryce Chi - 09 Apr, 2024 - Comments: 0

Automated optical inspection (AOI) is a cornerstone in semiconductor manufacturing, assembly and testing facilities, and as such, it plays a crucial role in yield management and process control. Traditionally, AOI generates millions of defect images, all of which are manually reviewed by operators. This process is not only time-consuming but error prone due to human involvement and fatigue, whi... » read more

Challenges Grow For Creating Smaller Bumps For Flip Chips
By Anne Meixner - 18 May, 2023 - Comments: 0

New bump structures are being developed to enable higher interconnect densities in flip-chip packaging, but they are complex, expensive, and increasingly difficult to manufacture. For products with high pin counts, flip-chip [1] packages have long been a popular choice because they utilize the whole die area for interconnect. The technology has been in use since the 1970s, starting with IBM�... » read more

Fabs Drive Deeper Into Machine Learning
By Anne Meixner - 07 Sep, 2021 - Comments: 0

Advanced machine learning is beginning to make inroads into yield enhancement methodology as fabs and equipment makers seek to identify defectivity patterns in wafer images with greater accuracy and speed. Each month a wafer fabrication factory produces tens of millions of wafer-level images from inspection, metrology, and test. Engineers must analyze that data to improve yield and to reject... » read more

← Older posts

  • Sponsors

About

Navigation

Connect With Us

Copyright ©2013-2026 SMG   |  Terms of Service  |  Privacy Policy