TSN-PTP: A Real-Time Network Clock Synchronizing Protocol


In a network containing multiple nodes, the need for synchronization between the various nodes is not just instrumental but also a complicated and highly complex process. This process becomes even more tricky if we synchronize the clocks between the Manager and the Peripheral. As we know, in a real-time network, some of the nodes would behave like Managers while some would be a Peripheral. If w... » read more

Fast and Flexible FPGA-based NoC Hybrid Emulation


Researchers from RWTH Aachen University and Otto-von-Guericke Universitat Magdeburg have published a new technical paper titled "EmuNoC: Hybrid Emulation for Fast and Flexible Network-on-Chip Prototyping on FPGAs." Abstract: "Networks-on-Chips (NoCs) recently became widely used, from multi-core CPUs to edge-AI accelerators. Emulation on FPGAs promises to accelerate their RTL modeling co... » read more

To DVFS Or Not To DVFS


I’m in a great position to hear lots of interesting opinions about technology today and this week was no different. During a discussion with Atrenta CTO Bernard Murphy about power and performance tradeoffs, he mentioned that he is not hearing a lot of engineering teams using DVFS (dynamic voltage and frequency scaling) because it creates complications for clock synchronization and makes the d... » read more

Sprint To The Finish Line


By Ed Sperling Low-Power/High-Performance Engineering sat down to discuss future challenges, pain points, and how the supply chain is being reconfigured with Chi-Ping Hsu, senior vice president for R&D in the Silicon Realization Group at Cadence. What follows are excerpts of that conversation. LPHP: How important is it to be at the front end of Moore’s Law? Hsu: Strategically, it’... » read more