How Is The Chip Industry Really Doing?

By Ed Sperling - 17 Jan, 2024 - Comments: 2

Throughout 2023, the general consensus among chip industry watchers was that IC sales were flat to down, fueled by market saturation for smart phones and PCs and excess inventory and capacity in DRAM and flash. But that doesn't tell the whole story, which is becoming highly nuanced and complicated. Unlike in the past, understanding how the chip industry is faring is no longer a simple math f... » read more

The Future Of Memory

By Karen Heyman - 11 Jan, 2024 - Comments: 1

Experts at the Table: Semiconductor Engineering sat down to talk about the impact of off-chip memory on power and heat, and what can be done to optimize performance, with Frank Ferro, group director, product management at Cadence; Steven Woo, fellow and distinguished inventor at Rambus; Jongsin Yun, memory technologist at Siemens EDA; Randy White, memory solutions program manager at Keysight; a... » read more

Scaling Server Memory Performance To Meet The Demands Of AI

By Tim Messegee - 11 Jan, 2024 - Comments: 0

AI, whether we’re talking about the number of parameters used in training or the size of large language models (LLMs), continues to grow at a breathtaking rate. For over a decade, we’ve witnessed a 10X per year scaling. It’s a growth rate that puts pressure on every aspect of the computing stack: processing, memory, networking, you name it. The platform vendors are responding to the in... » read more

SRAM’s Role In Emerging Memories

By Karen Heyman - 05 Jan, 2024 - Comments: 1

Experts at the Table — Part 3: Semiconductor Engineering sat down to talk about AI, the latest issues in SRAM, and the potential impact of new types of memory, with Tony Chan Carusone, CTO at Alphawave Semi; Steve Roddy, chief marketing officer at Quadric; and Jongsin Yun, memory technologist at Siemens EDA. What follows are excerpts of that conversation. Part one of this conversation can be ... » read more

Efficient LLM Inference With Limited Memory (Apple)

By Technical Paper Link - 04 Jan, 2024 - Comments: 0

A technical paper titled “LLM in a flash: Efficient Large Language Model Inference with Limited Memory” was published by researchers at Apple. Abstract: "Large language models (LLMs) are central to modern natural language processing, delivering exceptional performance in various tasks. However, their intensive computational and memory requirements present challenges, especially for device... » read more

Package Propagation Delay Dependency Of Advanced Fly-By Routing For Next Generation DDR5

By Rambus - 03 Jan, 2024 - Comments: 0

Package signal transit delay is an important parameter for high-speed designs like DDR5. Package delay along with PCB delay dictates the data rates of DDR5 interface running at 4.0 Gbps and beyond. From DDR3 (third generation DDR) onwards, daisy chain routing has been widely used as it can support high data rate operations by providing smaller trace stubs and capacitive loadings. Even so, beyon... » read more

Mixed SRAM And eDRAM Cell For Area And Energy-Efficient On-Chip AI Memory (Yale Univ.)

By Technical Paper Link - 21 Dec, 2023 - Comments: 0

A new technical paper titled "MCAIMem: a Mixed SRAM and eDRAM Cell for Area and Energy-efficient on-chip AI Memory" was published by researchers at Yale University. Abstract: "AI chips commonly employ SRAM memory as buffers for their reliability and speed, which contribute to high performance. However, SRAM is expensive and demands significant area and energy consumption. Previous studies... » read more

The Uncertain Future Of In-Memory Compute

By Karen Heyman - 13 Dec, 2023 - Comments: 0

Experts at the Table — Part 2: Semiconductor Engineering sat down to talk about AI and the latest issues in SRAM with Tony Chan Carusone, chief technology officer at Alphawave Semi; Steve Roddy, chief marketing officer at Quadric; and Jongsin Yun, memory technologist at Siemens EDA. What follows are excerpts of that conversation. Part one of this conversation can be found here and part 3 is h... » read more

Alleviating the DRAM Capacity Bottleneck in Consumer Devices with NVMs

By Technical Paper Link - 30 Nov, 2023 - Comments: 0

A new technical paper titled "Extending Memory Capacity in Modern Consumer Systems With Emerging Non-Volatile Memory: Experimental Analysis and Characterization Using the Intel Optane SSD" was published by researchers at ETH Zurich, University of Illinois Urbana-Champaign, Google, and Rivos. Abstract Excerpt "DRAM scalability is becoming a limiting factor to the available memory capacity in... » read more

DRAM Choices Are Suddenly Much More Complicated

By Ed Sperling - 13 Nov, 2023 - Comments: 0

Chipmakers are beginning to incorporate multiple types and flavors of DRAM in the same advanced package, setting the stage for increasingly distributed memory but significantly more complex designs. Despite years of predictions that DRAM would be replaced by other types of memory, it remains an essential component in nearly all computing. Rather than fading away, its footprint is increasing,... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

tag: DRAM

How Is The Chip Industry Really Doing?

The Future Of Memory

Scaling Server Memory Performance To Meet The Demands Of AI

SRAM’s Role In Emerging Memories

Efficient LLM Inference With Limited Memory (Apple)

Package Propagation Delay Dependency Of Advanced Fly-By Routing For Next Generation DDR5

Mixed SRAM And eDRAM Cell For Area And Energy-Efficient On-Chip AI Memory (Yale Univ.)

The Uncertain Future Of In-Memory Compute

Alleviating the DRAM Capacity Bottleneck in Consumer Devices with NVMs

DRAM Choices Are Suddenly Much More Complicated

Trending Articles

Testing For Thermal Issues Becomes More Difficult

Is In-Memory Compute Still Alive?

Baby Steps Toward 3D DRAM

Chip Industry Week In Review

Chip Industry Week in Review

Knowledge Centers
Entities, people and technologies explored