Week In Review: Manufacturing, Test

By Karen Heyman - 16 Sep, 2022 - Comments: 0

President Biden signed an executive order on Sept. 15, limiting foreign investments in U.S. technology by "competitor or adversarial nations" that are deemed a threat to national security. In the past, the Committee on Foreign Investment in the United States (CFIUS) largely limited its actions to the sale of U.S. companies. The new directive expands that to include investments involving "U.S. s... » read more

New Developments Of Copper Plating Technology For Embedded Power Chip Packages Challenges

By ASE - 21 Nov, 2019 - Comments: 0

Copper plating has been extensively employed in the fabrication of embedded packaging to reach high-density, high-speed, high performance electronic products. With through holes (TH) as well as blind via aspect ratios increase, development of a reliable plating technology is very important. When the depth of through hole was over 200µm, it is difficult to fill without void by using direct curr... » read more

Controlling Variability And Cost At 3nm And Beyond

By Ed Sperling - 22 May, 2019 - Comments: 1

Richard Gottscho, executive vice president and CTO of Lam Research, sat down with Semiconductor Engineering to talk about how to utilize more data from sensors in manufacturing equipment, the migration to new process nodes, and advancements in ALE and materials that could have a big impact on controlling costs. What follows are excerpts of that conversation. SE: As more sensors are added int... » read more

Tech Brief: Elements of Electroplating

By Lam Research - 14 Dec, 2018 - Comments: 0

Electroplating is a common manufacturing process that applies a thin layer of one metal onto another. The U.S. penny, for example, has been made of zinc with a thin, electroplated coating of copper since 1982. Jewelry and flatware are also frequently electroplated to improve visual appearance or provide wear and corrosion resistance. Today, electroplating is widely performed in the electronics ... » read more

Blog Review: Aug. 15

By Jesse Allen - 15 Aug, 2018 - Comments: 0

Cadence's Paul McLellan checks out what's driving the growth of China's semiconductor industry plus the state of fab construction, from a CAPSA presentation by SEMI's Lung Chu. Mentor's Joe Hupcey III has some tips for how to handle inconclusive results in formal verification, starting with how to identify where the analysis got stuck. Synopsys' Taylor Armerding listens in on a presentati... » read more

Knowledge Centers
Entities, people and technologies explored

Intel Vs. Samsung Vs. TSMC

Foundry competition heats up in three dimensions and with novel technologies as planar scaling benefits diminish.

by Ed Sperling

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

Legacy Process Nodes Going Strong

The critical, and growing, significance of mature node chips and processes.

by Bryon Moyer

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Chip Industry Week In Review

Softbank's acquisition; advanced packaging funding; glass substrates; engineered copper wire; semi equipment set new record; HBM4; AI chips rake in funding; X-ray inspection; apprenticeships.

by The SE Staff

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

tag: electroplating

Week In Review: Manufacturing, Test

New Developments Of Copper Plating Technology For Embedded Power Chip Packages Challenges

Controlling Variability And Cost At 3nm And Beyond

Tech Brief: Elements of Electroplating

Blog Review: Aug. 15

Trending Articles

Chip Industry Week In Review

Metrology Advances Step Up To Sub-2nm Device Node Needs

Hybrid Bonding Makes Strides Toward Manufacturability

Americas Chip Funding Energizes Industry

Startup Funding: Q3 2024

Knowledge Centers
Entities, people and technologies explored