Why copper deposited by electroplating has lower resistivity and better fill than other deposition methods.
Electroplating is a common manufacturing process that applies a thin layer of one metal onto another. The U.S. penny, for example, has been made of zinc with a thin, electroplated coating of copper since 1982. Jewelry and flatware are also frequently electroplated to improve visual appearance or provide wear and corrosion resistance. Today, electroplating is widely performed in the electronics industry to deposit conducting metals used in printed circuit boards, connectors, and most recently in semiconductor interconnects.
Throughout the chipmaking process, layers of dielectric (insulating) and metal (conducting) materials are deposited. Depending on the type of material and structure being made, different physical or chemical techniques are employed. Electroplating is used to create the copper interconnects and vias that link components together in an integrated circuit. Copper deposited by electroplating has lower resistivity and better fill characteristics than other deposition methods such as physical vapor deposition.
Read more here.
New market opportunities and global competitiveness are limited by qualified people.
Better algorithms and more data could bolster adoption, particularly at advanced nodes.
Showing that a processor core adheres to a specification becomes more difficult when the specification is extensible.
New approaches are competing for attention as scaling benefits diminish.
Deeper understanding of equipment behavior and market needs will have broad impact across the semiconductor supply chain.
This will go down as a good year for the semiconductor industry, where new markets and innovation were both necessary and rewarded.
Researchers digging into ways around the von Neumann bottleneck.
Experts at the Table, Part 1: Impact on the supply chain, who’s using advanced packaging, and the cost of packaging versus device scaling.
Companies battle it out to get artificial intelligence to the edge using various chip architectures as their weapons of choice.
30 facilities planned, including 10/7nm processes, but trade war and economic factors could slow progress.
New market opportunities and global competitiveness are limited by qualified people.
New architectures, packaging approaches gain ground as costs increase, but shrinking features continues to play a role.
Four industry experts talk about what’s changing, how quickly, and where the limits are with AI.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply