Chiplet Planning Kicks Into High Gear

By Ann Mutschler - 25 May, 2023 - Comments: 0

Chiplets are beginning to impact chip design, even though they are not yet mainstream and no commercial marketplace exists for this kind of hardened IP. There are ongoing discussions about silicon lifecycle management, the best way to characterize and connect these devices, and how to deal with such issues as uneven aging and thermal mismatch. In addition, a big effort is underway to improve... » read more

Circuit Design For Industry 4.0

By Bjorn Zeugmann - 11 May, 2023 - Comments: 0

By Björn Zeugmann and Olaf Enge-Rosenblatt The digitalization of industry is progressing in leaps and bounds, albeit not at the same speed everywhere. In many industries, processes can be digitalized well to very well — for example, because electronic control systems can be retrofitted from analog to digital relatively easily. In some cases, new industries emerge only because processes ha... » read more

Week In Review: Design, Low Power

By Jesse Allen - 28 Apr, 2023 - Comments: 0

The National Institute of Standards and Technology (NIST) outlined its plan for a National Semiconductor Technology Center (NSTC) to be created using a share of the $11 billion in funds from the CHIPS Act marked for research and development. While a large portion of the CHIPS Act investment is set to boost U.S. fabs and manufacturing capabilities, the NSTC aims to also support the design side, ... » read more

Chiplets: More Standards Needed

By Andy Heinig - 13 Apr, 2023 - Comments: 1

Recent months have seen new advances in chiplet standardization. For example, consortia such as Bunch of Wires (BoW) and Universal Chiplet Interconnect Express (UCIe) have made progress in developing standards for die-to-die (D2D) interfaces in a chiplet’s design. Far from being a new phenomenon in communication, these types of standards are established for all forms of wired and wireless com... » read more

Mechanical Challenges Rise With Heterogeneous Integration

By Ed Sperling - 03 Apr, 2023 - Comments: 0

Companies integrating multiple chips or chiplets into a package will need to address structural and other mechanical engineering issues, but gaps in the design tools, new materials and interconnect technologies, and a shortage of expertise are making it difficult to address those issues. Throughout most of the history of the semiconductors, few people outside of foundries worried about struc... » read more

Trusted Sensor Technology For The Internet Of Things

By Dirk Mayer - 27 Mar, 2023 - Comments: 0

“Data is the new oil” — Clive Humby, 2006 While this prediction relates to the value that can be generated from data, the focus here is on the tools at the oil well. Just as oil drilling platforms are expected to reliably produce crude oil around the clock, sensors are expected to reliably and continuously deliver high-quality data. But sensors have long since evolved from simple me... » read more

True 3D Is Much Tougher Than 2.5D

By Brian Bailey - 23 Mar, 2023 - Comments: 0

Creating real 3D designs is proving to be much more complex and difficult than 2.5D, requiring significant innovation in both technology and tools. While there has been much discussion about 3D designs, there are multiple interpretations about what 3D entails. This is more than just semantics, however, because each packaging option requires different design approaches and technologies. And a... » read more

Managing EDA’s Rapid Growth Expectations

By Brian Bailey - 23 Mar, 2023 - Comments: 0

The EDA industry has been doing very well recently, but how long this run will continue is a matter of debate. EDA is an industry ripe for disruption due to rapid changes in chip architectures, end markets, and a long list of new technologies. In addition, recent geopolitical tensions are bringing a lot more attention to this small sector upon which the whole semiconductor industry rests. De... » read more

Mini-Consortia Forming Around Chiplets

By Ed Sperling - 20 Mar, 2023 - Comments: 0

Mini-consortia for chiplets are sprouting up across the industry, driven by demands for increasing customization in tight market windows and fueled by combinations of hardened IP that have been proven in silicon. These loosely aligned partnerships are working to develop LEGO-like integration models for highly specific applications and end markets. But they all are starting small, because it'... » read more

Uneven Circuit Aging Becoming A Bigger Problem

By Ann Mutschler - 09 Mar, 2023 - Comments: 0

Circuit aging is emerging as a first-order design challenge as engineering teams look for new ways to improve reliability and ensure the functionality of chips throughout their expected lifetimes. The need for reliability is obvious in data centers and automobiles, where a chip failure could result in downtime or injury. It also is increasingly important in mobile and consumer electronics, w... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

tag: Fraunhofer IIS/EAS

Chiplet Planning Kicks Into High Gear

Circuit Design For Industry 4.0

Week In Review: Design, Low Power

Chiplets: More Standards Needed

Mechanical Challenges Rise With Heterogeneous Integration

Trusted Sensor Technology For The Internet Of Things

True 3D Is Much Tougher Than 2.5D

Managing EDA’s Rapid Growth Expectations

Mini-Consortia Forming Around Chiplets

Uneven Circuit Aging Becoming A Bigger Problem

Trending Articles

Baby Steps Toward 3D DRAM

Chip Industry Week In Review

What’s Next For Through-Silicon Vias

Chip Industry Week in Review

Strain, Stress In Advanced Packages Drives New Design Approaches

Knowledge Centers
Entities, people and technologies explored