中文 English

Technical Paper Roundup: Sept 27


New technical papers added to Semiconductor Engineering’s library this week. [table id=53 /] Semiconductor Engineering is in the process of building this library of research papers. Please send suggestions (via comments section below) for what else you’d like us to incorporate. If you have research papers you are trying to promote, we will review them to see if they are a good fit f... » read more

Radiation-Hardened Non-Volatile Magnetic Latch That Tolerates SNUs and DNUs


A research paper titled "A Radiation-Hardened Non-Volatile Magnetic Latch with High Reliability and Persistent Storage" was published by researchers at Anhui University, Hefei University of Technology, LIRMM, and Kyutech. According to the abstract: "Based on an advanced triple-path dual-interlocked-storage-cell (TPDICE) and MTJs, this paper proposes a radiation-hardened non-volatile magneti... » read more

Technical Paper Roundup: Sept. 12


New technical papers added to Semiconductor Engineering’s library this week. [table id=51 /] Semiconductor Engineering is in the process of building this library of research papers. Please send suggestions (via comments section below) for what else you’d like us to incorporate. If you have research papers you are trying to promote, we will review them to see if they are a good fit f... » read more

Robust Latch Hardened Against QNUs for Safety-Critical Applications in 22nm CMOS Technology


A technical paper titled "Cost-Optimized and Robust Latch Hardened against Quadruple Node Upsets for Nanoscale CMOS" was just published by researchers at Anhui University, Hefei University of Technology, Anhui Polytechnic University, Kyushu Institute of Technology, and the University of Montpellier/CNRS. Abstract: "With the aggressive reduction of CMOS transistor feature sizes, the soft ... » read more

Power/Performance Bits: Feb. 18


Cryogenic memory Researchers at Oak Ridge National Laboratory demonstrated a new cryogenic memory cell circuit design based on coupled arrays of Josephson junctions. Such a memory could help enable exascale and quantum computing. The cells are designed to operate in super cold temperatures and were tested at just 4 Kelvin above absolute zero, about minus 452 degrees Fahrenheit. At these col... » read more