Advanced Packaging Depends On Materials And Co-Design


Multi-die assemblies offer significant opportunities to boost performance and reduce power, but these complex packages also introduce a number of new challenges, including die-to-RDL misalignment, evolving warpage profiles, and CTE mismatch. Heterogeneous integration — an umbrella term that covers many different applications and packaging requirements — holds the potential to combine com... » read more

Floorplanning Method For Reducing Thermally-Induced Structural Stress In Chiplet Packages (Penn State, Intel, ASU et al.)


A new technical paper titled "STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration" was published by researchers at Pennsylvania State University, Intel, Arizona State University and University of Notre Dame. Abstract "Chiplet-based architectures and advanced packaging has emerged as transformative approaches in semiconductor design. While conventional ph... » read more

Chip Complexity Drives Innovation In Automated Test Equipment


Innovations in semiconductor technology—such as advancements in AI high-performance computing (HPC), Angstrom-scale silicon process nodes, silicon photonics, and automotive xEV wideband gap power transistor applications—require automated test equipment (ATE) to evolve at an unprecedented rate. As chip complexity grows, the challenges in design, manufacturing, and test multiply. It is a comp... » read more

Research Bits: April 22


PIC heterogeneous integration Researchers from Hewlett Packard Labs, Indian Institutes of Technology Madras, Microsoft Research, and University of Michigan built an AI acceleration platform based on heterogeneously integrated photonic ICs. The PIC combines silicon photonics along with III-V compound semiconductors that functionally integrate lasers and optical amplifiers to reduce optical l... » read more

Advanced Packaging Fundamentals for Semiconductor Engineers


Advanced packaging is inevitable. Large systems companies and processing vendors already are working with various types of highly engineered packaging. The rest of the semiconductor industry will follow at some point, whether they're designing their own packages, developing the tools, processes, materials, and methodologies to create them, or developing components that will be used inside of th... » read more

Study Of Multi-Die And Multi-Technology Floorplanning (Texas A&M, Duke)


A new technical paper titled "PPAC Driven Multi-die and Multi-technology Floorplanning" was published by Texas A&M University and Duke University. Abstract "In heterogeneous integration, where different dies may utilize distinct technologies, floorplanning across multiple dies inherently requires simultaneous technology selection. This work presents the first systematic study of multi-die ... » read more

What Exactly Are Chiplets And Heterogeneous Integration?


The terms “chiplet” and “heterogeneous integration” fill news pages, conference papers, and marketing presentations, and for the most part engineers understand what they're reading. But speakers sometimes stumble during a presentation trying to figure out whether a particular die qualifies as a chiplet, and heterogeneous integration comes in different guises for different people. Both t... » read more

Energy-Efficient Scalable Silicon Photonic Platform For AI Accelerator HW


A new technical paper titled "Large-Scale Integrated Photonic Device Platform for Energy-Efficient AI/ML Accelerators" was published by researchers at HP Labs, IIT Madras, Microsoft Research and University of Michigan. Abstract "The convergence of deep learning and Big Data has spurred significant interest in developing novel hardware that can run large artificial intelligence (AI) workload... » read more

Low-Temperature Solid-Liquid Interdiffusion Bonding For High-Density Interconnect Applications


A new technical paper titled "Facilitating Small-Pitch Interconnects with Low-Temperature Solid-Liquid Interdiffusion Bonding" was published by researchers at Aalto University in Finland. Abstract "The trend for 3D heterogeneous integration drives the need for a low-temperature bonding process for high-density interconnects (HDI). The Cu-Sn-In based solid-liquid interdiffusion (SLID) is a p... » read more

FOWLP Warpage: Review Of Causes, Modeling And Methodologies For Controlling


A new technical paper titled "Warpage in wafer-level packaging: a review of causes, modelling, and mitigation strategies" was published by researchers at Arizona State University. Abstract "Wafer-level packaging (WLP) is a pivotal semiconductor packaging technology that enables heterogeneously integrated advanced semiconductor packages with high-density electrical interconnections through i... » read more

← Older posts