Security Risks Widen With Commercial Chiplets


The commercialization of chiplets is expected to increase the number and breadth of attack surfaces in electronic systems, making it harder to keep track of all the hardened IP jammed into a package and to verify its authenticity and robustness against hackers. Until now this has been largely a non-issue, because the only companies using chiplets today — AMD, Intel, and Marvell — interna... » read more

Quantum Computers And CMOS Semiconductors: A Review And Future Predictions


With the advent of quantum computing, the need for peripheral fault-tolerant logic control circuitry has reached new heights. In classical computation, the unit of information is a “1” or “0”. In quantum computers, the unit of information is a qubit which can be characterized as a “0”, “1”, or a superposition of both values (known as a “superimposed state”). The control c... » read more

Chips Can Boost Malware Immunity


Security is becoming an increasingly important design element, fueled by increasingly sophisticated attacks, the growing use of technology in safety-critical applications, and the rising value of data nearly everywhere. Hackers can unlock automobiles, phones, and smart locks by exploiting system design soft spots. They even can hack some mobile phones through always-on circuits when they are... » read more

Week in Review: Manufacturing, Test


Breaking the Logjam The U.S. government’s delay in funding strategic chip capacity is threatening supply chains that are critical to national security. In fact, classified meetings are being held this week on the subject. Meanwhile, recognizing that time is of the essence, a group of billionaires has backed the “America’s Frontier Fund,” a non-profit group that aims to spur U.S. chipma... » read more

Technical Paper Round-up: May 17


New technical papers added to Semiconductor Engineering’s library this week. [table id=27 /] Semiconductor Engineering is in the process of building this library of research papers. Please send suggestions (via comments section below) for what else you’d like us to incorporate. If you have research papers you are trying to promote, we will review them to see if they are a go... » read more

Week In Review: Design, Low Power


Tools & IP MIPS announced its first products based on the RISC-V ISA. The eVocore IP cores are designed to provide a flexible foundation for heterogeneous compute, supporting combinations of eVocore processors as well as other accelerators, with a Coherence Manager that maintains L2 cache and system-level coherency between all cores, main memory, and I/O devices. They target high-performan... » read more

Week In Review: Manufacturing, Test


Onshoring and the supply chain Efforts to patch up supply chain weaknesses by moving more manufacturing onshore in the United States and Europe are generating a lot of buzz. Morris Chang, TMSC's founder, described those moves as "a very expensive exercise in futility," during an interview with the Brookings Institution and Center for Strategic and International Studies, adding that it is like... » read more

Energy Harvesting Starting To Gain Traction


Tens of billions of IoT devices are powered by batteries today. Depending on the compute intensity and the battery chemistry, these devices can run steadily for short periods of time, or they can run occasionally for decades. But in some cases, they also can either harvest energy themselves, or tap into externally harvested energy, allowing them to work almost indefinitely. Energy harvesting... » read more

Architecting Faster Computers


To create faster computers, the industry must take a major step back and re-examine choices that were made half a century ago. One of the most likely approaches involves dropping demands for determinism, and this is being attempted in several different forms. Since the establishment of the von Neumann architecture for computers, small, incremental improvements have been made to architectures... » read more

Strategies For Faster Yield Ramps On 5nm Chips


Leading chipmakers TSMC and Samsung are producing 5nm devices in high volume production and TSMC is forging ahead with plans for first 3nm silicon by year end. But to meet such aggressive targets, engineers must identify defects and ramp yield faster than before. Getting a handle on EUV stochastic defects — non-repeating patterning defects such as microbridges, broken lines, or missing con... » read more

← Older posts Newer posts →