The Week In Review: Design/IoT

By Jesse Allen - 22 May, 2015 - Comments: 0

Tools Cadence updated its Allegro PCB product line with a new manufacturing option that accelerates manufacturing documentation and technology updates for increased efficiency, control and productivity for designers and streamlining handoff to manufacturing. The release also allows users to develop custom fabrication and assembly rules. Invionics expanded its Invio EDA development platfor... » read more

The Week In Review: Design

By Ed Sperling - 02 May, 2014 - Comments: 0

Tools CEVA integrated Bluetooth processing into its DSP cores. In addition to audio and video and always-on capabilities, the company is pitching the combination as an all-in-one, ultra-low-power solution for the wearable electronics market. So how big is this market opportunity? IDC predicts the wearable computing market will grow from 19.2 million units this year to 112 million units in 2... » read more

The Week In Review: Sept. 3

By Mark LaPedus - 03 Sep, 2013 - Comments: 0

By Mark LaPedus The cellular chip supplier landscape is littered with corpses. So will 4G lead to the destruction of Qualcomm and Intel? That’s highly unlikely, according to a blog from Strategy Analytics. “With the recent announcement of a multimode LTE chipset from Intel, it seems likely that Qualcomm and Intel will maintain their status as the top two cellular radio chipset suppliers in... » read more

The Week In Review: Aug. 30

By Ann Mutschler - 30 Aug, 2013 - Comments: 0

By Ann Steffora Mutschler Continuing its drive towards enabling the Internet of Things (IoT), Renesas recently licensed a third Tensilica core from Cadence, this time the ConnX D2 DSP, which has acceleration packages optimized for IoT wired and wireless modem standards. Renesas previously licensed the Tensilica HiFi Audio DSP and ConnX BBE16 cores. In another deal for Cadence, Mellanox Tech... » read more

Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: Mellanox Technologies

The Week In Review: Design/IoT

The Week In Review: Design

The Week In Review: Sept. 3

The Week In Review: Aug. 30