CMOS-Embedded STT-MRAM Arrays In 2x nm Nodes For GP-MCU Applications

By GlobalFoundries - 20 Jul, 2017 - Comments: 0

Perpendicular Spin-Transfer Torque (STT) MRAM is a promising technology in terms of read/write speed, low power consumption and non-volatility, but there has not been a demonstration of high density manufacturability at small geometries. In this paper we present an unprecedented demonstration of a robust STT-MRAM technology designed in a 2x nm CMOS- embedded 40 Mb array. Key features are full a... » read more

Design, Test & Repair Methodology For FinFET-Based Memories

By Synopsys - 11 Nov, 2015 - Comments: 0

Like any IP block, memories need to be tested. But unlike many other IP blocks, memory test is not as simple as pass/fail. The advent of FinFET-based memories presents new memory test challenges. This white paper covers: The new design complexities, defect coverage and yield challenges presented by FinFET-based memories. How to synthesize test algorithms for detection and diagnosis of Fin... » read more

How Semiconductor IP Became Critical To SoC Design

By Kilopass - 07 May, 2015 - Comments: 0

By Mark Templeton In 1991, I had the good fortune to be a member of the founding team of Artisan Components. We started the company believing that demand was about to appear for semiconductor intellectual property. We had a few data points. We knew that before a company could start a new chip project, they first had to design and verify all kinds of generic building blocks – things like ... » read more

Manufacturing Bits: Dec. 3

By Mark LaPedus - 03 Dec, 2013 - Comments: 0

Animal robots invade London The London Science Museum will premiere U-CAT, an underwater robot turtle designed to penetrate shipwrecks. In the exhibit, the museum will also showcase several robots that resemble an eel, bat, cheetah cub, tumbleweed, tuna, salamander and other creatures. Meanwhile, built by the Centre for Biorobotics at Tallinn University of Technology, U-CAT’s locomotio... » read more

Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: Memories

CMOS-Embedded STT-MRAM Arrays In 2x nm Nodes For GP-MCU Applications

Design, Test & Repair Methodology For FinFET-Based Memories

How Semiconductor IP Became Critical To SoC Design

Manufacturing Bits: Dec. 3