How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity

By Achronix - 09 Sep, 2019 - Comments: 0

Intelligent server adapters, or SmartNICs, boost server performance in cloud and private data centers by offloading network processing workloads and tasks from server CPUs. Offloading network processing to a SmartNIC is not a new concept — for example, there are NICs that offload some network-processing functions such as checksum computation and segmentation. However, the rapid explosion in d... » read more

Blog Review: Sept. 19

By Jesse Allen - 19 Sep, 2018 - Comments: 0

Applied Materials' David Thompson shares the new DARPA program that is focused on using correlated electrons to develop a new type of switch with quantum effects, potentially leading to unprecedented switching speeds. Mentor's Joe Hupcey III argues that for the most effective formal analysis, assertions should be as simple as possible and shares some tips on decomposing big assertions. Ca... » read more

Carriers Push Datacenter-Style Virtualization

By Gale Morrison - 01 Jun, 2017 - Comments: 0

The world’s largest telco carriers are leading a broad movement to bring data center-style virtualization to the core of their telecommunications networks. In an industry known for being extremely conservative when it comes to change, this one appears to be significant. The move has set off a scramble among a number of companies for unified control and forwarding plane designs, starting fr... » read more

The Week In Review: Design/IoT

By Jesse Allen - 08 May, 2015 - Comments: 0

Embedded Mentor Graphics released a new version of their Nucleus RTOS with a focus on high-performance IoT and wearable applications. Updates include support for Dynamic Linking and Loading (DLL) capabilities in Cortex-M based cores; the ability for developers to reconfigure, update, and provision connected embedded devices that utilize cloud-based remote software services; and TI WiLink 8 m... » read more

Blog Review: Dec. 3

By Ed Sperling - 03 Dec, 2014 - Comments: 0

Mentor's Robin Bornoff zeroes in on some of the biggest and most frustrating causes of energy loss—the ones that have nothing to do with the intended task. In electronics, it's a question of how much power is consumed pushing around electrons and photons. Cadence's Richard Goering follows a panel discussion about whether we're really making progress in low-power design, where the challeng... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.

by Ed Sperling

tag: NFV

How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity

Blog Review: Sept. 19

Carriers Push Datacenter-Style Virtualization

The Week In Review: Design/IoT

Blog Review: Dec. 3

Trending Articles

NAND Flash Targets 1,000 Layers

One Chip Vs. Many Chiplets

FOPLP Gains Traction in Advanced Semiconductor Packaging

HBM Options Increase As AI Demand Soars

Asia Government Funding Surges

Knowledge Centers
Entities, people and technologies explored