TFETs Cut Sub-Threshold Swing

By Katherine Derbyshire - 16 Mar, 2017 - Comments: 0

One of the main obstacles to continued transistor scaling is power consumption. As gate length decreases, the sub-threshold swing (SS) — the gate voltage required to change the drain current by one order of magnitude — increases. As Qin Zhang, Wei Zhao, and Alan Seabaugh of Notre Dame explained in 2006, SS faces a theoretical minimum of 60 mV/decade at room temperature in conventional MO... » read more

Power/Performance Bits: Feb. 7

By Jesse Allen - 07 Feb, 2017 - Comments: 1

Infrared links for data centers Researchers at Penn State, Stony Brook University and Carnegie Mellon University developed a free space optical link for communication in data centers using infrared lasers and receivers mounted on top of data center racks. According to Mohsen Kavehrad, professor of electrical engineering at Penn State, "It uses a very inexpensive lens, we get a very narrow... » read more

Managing Parasitics For Transistor Performance

By Katherine Derbyshire - 30 Jan, 2017 - Comments: 3

The basic equations describing transistor behavior rely on parameters like channel doping, the capacitance of the gate oxide, and the resistance between the source and drain and the channel. And for most of the IC industry's history, these have been sufficient. “Parasitic” or “external” resistances and capacitances from structures outside the transistor have been small enough to discoun... » read more

System Bits: Sept. 6

By Ann Mutschler - 06 Sep, 2016 - Comments: 0

How might AI affect urban life in 2030? In an ongoing project hosted by Stanford University to inform societal deliberation and provide guidance on the ethical development of smart software, sensors and machines, a panel of academic and industrial thinkers has looked ahead to 2030 to forecast how advances in artificial intelligence (AI) might affect life in a typical North American city. Th... » read more

System Bits: June 28

By Ann Mutschler - 28 Jun, 2016 - Comments: 0

Deep-learning-based virtual reality tool Given that future systems which enable people to interact with virtual environments will require computers to interpret the human hand’s nearly endless variety and complexity of changing motions and joint angles, Purdue University researchers have created a convolutional neural network-based system that is capable of deep learning. [caption id="att... » read more

Manufacturing Bits: June 14

By Mark LaPedus - 14 Jun, 2016 - Comments: 0

3D printed neural networks The European Commission has launched a program that will replicate the brain’s neural network using 3D nano-printing. The program, dubbed the MESO-BRAIN consortium, has received an award of €3.3 million in funding from the European Commission. This research, led by Aston University, also involves Axol Bioscience, Laser Zentrum, the University of Barcelona, th... » read more

Pathfinding Beyond FinFETs

By Paula Doe - 13 Jun, 2016 - Comments: 0

Though the industry will likely continue to find ways to extend CMOS finFET technology further than we thought possible, at some point in the not-so-distant future, making faster, lower power ICs will require more disruptive changes. For something that could be only five to seven years out, there’s a daunting range of contending technologies. Improvements through the process will help, from E... » read more

Power/Performance Bits: March 22

By Jesse Allen - 22 Mar, 2016 - Comments: 0

Superconducting memory A group of scientists from the Moscow Institute of Physics and Technology and the Moscow State University developed a fundamentally new type of memory cell based on superconductors, which they believe will be able to work hundreds of times faster than memory devices commonly used today. The basic memory cells are based on quantum effects in "sandwiches" of supercond... » read more

System Bits: Dec. 29

By Ann Mutschler - 29 Dec, 2015 - Comments: 0

Optoelectronics built using existing manufacturing Using only processes found in existing microchip fabrication facilities, researchers at MIT, the University of California at Berkeley, and the University of Colorado have produced a working optoelectronic microprocessor that computes electronically but uses light to move information. The researchers reminded that optical communications prom... » read more

Power/Performance Bits: Feb. 10

By Jesse Allen - 10 Feb, 2015 - Comments: 0

Solar power technology progresses at a snappy pace and the diversity of approaches keeps expanding. In this edition, investigations in two aspects of solar energy design: understanding a potential solar cell material and a design to make those we use now more effective. Unravelling the peculiarities of nanocrystals Researchers at ETH Zurich conducted an extensive study of nanocrystal ... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?