Ansys Charge Plus And Its Particle-In-Cell Solver


SIMULATING SEMICONDUCTORS PARTICLE BY PARTICLE Plasma enhanced chemical vapor deposition (PE-CVD) and plasma etching are experimental techniques that leverage multiphysics for product development in the semiconductor industry. PE-CVD explicitly tackles the deposition of material on the surface of a wafer, such as a thin coating. A chemical with free radicals is placed on the surface of the ... » read more

Shift Left, Extend Right, Stretch Sideways


The EDA industry has been talking about shift left for a few years, but development flows are now being stretched in two additional ways, extending right to include silicon lifecycle management, and sideways to include safety and security. In addition, safety and security join verification and power as being vertical concerns, and we are increasingly seeing interlinking within those concerns. ... » read more

CEO Outlook: Chiplets, Data Management, And Reliability


Semiconductor Engineering sat down to talk about changes in chip design with Joseph Sawicki, executive vice president for IC EDA at Siemens Digital Industries Software; John Kibarian, president and CEO of PDF Solutions; John Lee, general manager and vice president of Ansys' Semiconductor Business Unit; Niels Faché, vice president and general manager of PathWave Software Solutions at Keysight; ... » read more

Managing EDA’s Rapid Growth Expectations


The EDA industry has been doing very well recently, but how long this run will continue is a matter of debate. EDA is an industry ripe for disruption due to rapid changes in chip architectures, end markets, and a long list of new technologies. In addition, recent geopolitical tensions are bringing a lot more attention to this small sector upon which the whole semiconductor industry rests. De... » read more

Improving PPA When Embedding FPGAs Into SoCs


Embedded FPGAs have been on everyone’s radar for years as a way of extending the life of chips developed at advanced nodes, but they typically have come with high performance and power overhead. That’s no longer the case, and the ability to control complex chips and keep them current with changes to algorithms and various protocols is significant step. Geoff Tate, CEO of Flex Logix, talks a... » read more

Reducing Simulation Regression Turnaround Time With Dynamic Performance Optimization


No single step in the development of semiconductor devices is more sensitive to speed than functional simulation. A modern system-on-chip (SoC) design simulates billions of cycles of operation in the process of completing the verification plan and achieving coverage goals. To validate full system functionality, many of these simulations include running code on one or more embedded processors. E... » read more

Improving Concurrent Chip Design, Manufacturing, And Test Flows


Semiconductor design, manufacturing, and test are becoming much more tightly integrated as the chip industry seeks to optimize designs using fewer engineers, setting the stage for greater efficiencies and potentially lower chip costs without just relying on economies of scale. The glue between these various processes is data, and the chip industry is working to weave together various steps t... » read more

Why Traceability Matters


More heterogeneous and increasingly dense chip designs make it much harder to stay on track with initial specifications. Paul Graykowski, senior technical marketing manager at Arteris IP, talks about matching requirements to the design, the impact of ECOs and other last-minute changes, and best practices for managing revisions. » read more

Preparing For Test Early In The Design Flow


Until very recently, semiconductor design, verification, and test were separate domains. Those domains have since begun to merge, driven by rising demand for reliability, shorter market windows, and increasingly complex chip architectures. In the past, products were designed from a functional perspective, and designers were not concerned about what the physical implementation of the product ... » read more

PPA(V): Performance-Per-Watt Optimization With Variable Operating Voltage


Performance-per-watt has emerged as one of the highest priorities in design quality, leading to a shift in technology focus and design power optimization methodologies. Variable operating voltage possess high potential in optimizing performance-per-watt results but requires a signoff accurate and efficient methodology to explore. Synopsys Fusion Design Platform, uniquely built on a singular RTL... » read more

← Older posts