Understanding Noise And Sensitivity In Spectrum Analyzers

By Keysight - 24 Jan, 2024 - Comments: 0

Using a spectrum analyzer to measure noise signals requires several additional factors, such as sensitivity or how well the instrument can measure small signals. The analyzer’s noise floor specifies the average noise level (DANL) in dB, which is the amount of internally generated noise. Analyzers apply noise floor extension using an algorithm applied to subtract the analyzer’s noise contrib... » read more

Important Process Parameter And Its Sensitivity Check By Virtual Fabrication: Channel Hole Profile Impact On Advanced 3D NAND Structure

By Coventor - 19 Dec, 2023 - Comments: 0

A virtual DOE-based process sensitivity check was performed for two tiers of channel holes in a 3D NAND device. The channel hole tilt distance, twist angle, and their sensitivities to the visible area in silicon-oxide-nitride-oxide (SONO) punch process were analyzed. The results show that controlling the upper tilt distance is more important for offering a larger visible area. Also, a negative ... » read more

Optimization Of The Interface Between The PD And The AFE In High-Speed, High-Density Optical Receivers

By Technical Paper Link - 27 Oct, 2023 - Comments: 0

A technical paper titled “Optimizing the Photodetector/Analog Front-End Interface in Optical Communication Receivers” was published by researchers at University of Toronto. Abstract: "This article addresses the optimization of the interface between the photodetector (PD) and the analog front-end in high-speed, high-density optical communication receivers. Specifically, the article focuses... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.

by Ed Sperling

tag: sensitivity

Understanding Noise And Sensitivity In Spectrum Analyzers

Important Process Parameter And Its Sensitivity Check By Virtual Fabrication: Channel Hole Profile Impact On Advanced 3D NAND Structure

Optimization Of The Interface Between The PD And The AFE In High-Speed, High-Density Optical Receivers

Trending Articles

NAND Flash Targets 1,000 Layers

One Chip Vs. Many Chiplets

FOPLP Gains Traction in Advanced Semiconductor Packaging

HBM Options Increase As AI Demand Soars

Asia Government Funding Surges

Knowledge Centers
Entities, people and technologies explored