Exercising State Machines with Command Sequences

Almost every non-trivial design contains at least one state machine, and exercising that state machine through its legal states, state transitions, and the different reasons for state transitions is key to verifying the design’s functionality. In some cases, we can exercise a state machine simply as a side-effect of performing normal operations on the design. In other cases, the state machine... » read more

Timing Closure At 7/5nm

Mansour Amirfathi, director of application engineering at Synopsys, examines how to determine if assumptions about design are correct, how many cycles are needed for a particular operation and why this is so complicated, and what happens if signals get out of phase. » read more

Software In Inference Accelerators

Geoff Tate, CEO of Flex Logix, talks about the importance of hardware-software co-design for inference accelerators, how that affects performance and power, and what new approaches chipmakers are taking to bring AI chips to market. » read more

Tech Talk: Power Reduction

Sonics CTO Drew Wingard talks about energy processing units, and how to utilize idling circuitry to save as much as 95% of the energy spent on specific processes. [youtube vid=IZy38BfHP60] » read more