Is Design Innovation Slowing?


Paul Teich, principal analyst for Tirias Research, gave a provocative talk at the recent DAC conference entitled, "Is Integration Leaving Less Room for Design Innovation?" The answer isn't as simple as the question might suggest. "Integration used to be a driver for increasing the functionality of silicon," Teich said. "Increasingly, it will be used to incorporate more features of an entire ... » read more

Cheaper Fan-Outs Ahead


Packaging houses continue to ramp up fan-out wafer-level packages in the market, but customers want lower cost fan-out products for a broader range of applications, such as consumer, RF and smartphones. So in R&D, the industry for some time has been developing next-generation fan-out using a panel-level format, a technology that could potentially lower the cost of fan-out. But there are ... » read more

Module Testing Adds New Challenges


System-in-package (SiP) and other advanced packaging technologies are putting more components together in tighter spaces than previously seen. Often these packages are contained in a module, which is something more than a chip package and a great deal smaller than most printed circuit boards. Testing these modules often requires system-level test. These modules typically will be inserted int... » read more

Tech Talk: System In Package


ASE fellow and senior technical advisor William Chen talks about advanced packaging options and why they are now so important. » read more

OSAT Biz: Growth And Challenges


Amid a challenging business environment, the outsourced semiconductor assembly and test (OSAT) industry is projected to see steady to strong growth in a number of packaging segments this year. Right now, the [getkc id="83" kc_name="OSATs"]—which provide third-party IC-packaging and test services—are seeing brisk demand for both legacy and advanced chip packages. In addition, IDMs continu... » read more

Tech Talk: Embedded Memories


Dave Eggleston, vice president of embedded memory at GlobalFoundries, talks about the pros and cons of new types of embedded memory, including which work best for certain applications and with various advanced packaging options. [youtube vid=7D9zoA9FFIw] » read more

From Uncertainty To New Markets


The 11th annual SEMI/Gartner Market Symposium at SEMICON West 2016 presented diverse perspectives on trends and developments in the macroeconomic environment as well as the semiconductor manufacturing supply chain. The themes have significant and immediate impact on the industry and include economic uncertainty, Brexit, China’s ambitious plans for an indigenous chip industry, and evolving end... » read more

How To Build Systems In Package


The semiconductor industry is racing to define a series of road maps for semiconductors to succeed the one created by the ITRS, which will no longer be updated, including a brand new one focused on heterogeneous integration. The latest entry will establish technology targets for integration of heterogeneous multi-die devices and systems. It has the support of IEEE's Components, Packaging and... » read more

Rethinking Memory


Getting data in and out of memory is as important as the speed and efficiency of a processor, but for years design teams managed to skirt the issue because it was quicker, easier and less expensive to boost processor clock frequencies with a brute-force approach. That worked well enough prior to 90nm, and adding more cores at lower clock speeds filled the gap starting at 65nm. After that, th... » read more

Why Packaging Matters


The semiconductor package is changing. What was until very recently considered an afterthought is now becoming a key part of the design process at all major chipmakers, and a critical factor in the extension of Moore's Law. This is a sharp reversal of what was almost universally an afterthought in planar silicon design and manufacturing. Rarely was the package an integral part of the archite... » read more

← Older posts