The idea of clearly defined “technology nodes” has been more theoretical than practical for quite some time now. Electrostatic and power consumption considerations have long made it difficult to scale transistor dimensions at the same rate as memory density. Meanwhile, lithography has become more and more challenging, particularly for the arbitrary patterns commonly seen in logic design.
...
» read more
