Research Bits: July 22


Sub-1nm gate Researchers from Korea's Institute for Basic Science, Sungkyunkwan University, Harvard University, and Korea Advanced Institute of Science and Technology (KAIST) found a method that enables epitaxial growth of 1D metallic materials with a width of less than 1 nm, which they used as a gate electrode of a miniaturized transistor. The team controlled the crystal structure of molyb... » read more

Chip Industry Technical Paper Roundup: July 22


New technical papers recently added to Semiconductor Engineering’s library. [table id=245 /] More ReadingTechnical Paper Library home » read more

Chip Industry Week In Review


The University of Texas at Austin’s Texas Institute for Electronics (TIE) was awarded $840 million to establish a Department of Defense microelectronics manufacturing center. This center will focus on developing advanced semiconductor microsystems to enhance U.S. defense systems. The project is part of DARPA's NGMM Program. The U.S. Dept. of Commerce announced preliminary terms with Global... » read more

HW Security: Flip-Flops Along Logic Gates to Prevent Synthesis Tools’ Structural Leakages (TU Dresden, Ruhr Univ. Bochum)


A new technical paper titled "Flip-Lock: A Flip-Flop-Based Logic Locking Technique for Thwarting ML-based and Algorithmic Structural Attacks" was published by researchers at TU Dresden and Ruhr University Bochum. Abstract "Machine learning (ML) and algorithmic structural attacks have highlighted the possibility of utilizing structural leakages of an obfuscated circuit to reverse engineer th... » read more

Chip Industry Technical Paper Roundup: March 26


New technical papers recently added to Semiconductor Engineering’s library. [table id=209 /] Find last week's technical paper additions here. » read more

Band-To-Band Tunneling And Negative Differential Resistance in Heterojunctions Built Entirely Using 2D Materials


A technical paper titled "Electrical characterization of multi-gated WSe2 /MoS2 van der Waals heterojunctions" was published by researchers at Helmholtz-Zentrum Dresden Rossendorf (HZDR), TU Dresden, National Institute for Materials Science (Japan) and NaMLab gGmbH. Abstract "Vertical stacking of different two-dimensional (2D) materials into van der Waals heterostructures exploits the pr... » read more

Chip Industry’s Technical Paper Roundup: Jan. 8


New technical papers added to Semiconductor Engineering’s library this week. [table id=183 /] More ReadingTechnical Paper Library home » read more

8-In-1 Reconfigurable Logic Gate (TU Dresden)


A technical paper titled “The RGATE: an 8-in-1 Polymorphic Logic Gate Built from Reconfigurable Field Effect Transistors” was published by researchers at TU Dresden and NaMLab. Abstract: "We present the hardware implementation of a reconfigurable universal logic gate, that we call RGATE, able to deliver up to eight different logic functionalities and based on a symmetric four-transistors... » read more

Chip Industry’s Technical Paper Roundup: May 23


New technical papers recently added to Semiconductor Engineering’s library: [table id=104 /] If you have research papers you are trying to promote, we will review them to see if they are a good fit for our global audience. At a minimum, papers need to be well researched and documented, relevant to the semiconductor ecosystem, and free of marketing bias. There is no cost involved for us... » read more

Cross-Shaped Reconfigurable Transistor (CS-RFET) With Flexible Signal Routing


A new technical paper titled "Cross-Shape Reconfigurable Field Effect Transistor for Flexible Signal Routing" was published by researchers at NaMLab gGmbH, École Centrale de Lyon, and TU Dresden. "A detailed comprehensive study of the cross-shape reconfigurable field effect transistor electrical characteristics are presented. The fabricated device demonstrates nearly equal transistor charac... » read more

← Older posts