Case study on monitoring strategy and understanding root cause of fin defectivity.
As design rules shrink, semiconductor manufacturing becomes more complex which leads to a huge increase in the defects which could cause a non-yielding die. Process control and inline defect analysis becomes widely relevant to help shorten the learning process from R&D to production. This paper discusses the various methodologies which leverage patterned wafer inspection tools to help analyze defect mechanisms and figure out an inline process monitor to drive defect reduction and control. A defect example from FinFETs is used throughout the paper, demonstrating the clever use of design grouping and design based inspected areas. These helped to determine the root cause of the problem of systematics in FinFET and also created a monitoring strategy for the same. The results support the effectiveness of the tools by helping to reduce defectivity in the finFET module and also creating a process monitor which can filter large numbers of defects to provide timely process learning.
To read more, click here.
Companies battle it out to get artificial intelligence to the edge using various chip architectures as their weapons of choice.
Bulk CMOS, FD-SOI and finFETs all on tap as big players vie for differentiation. But where will chipmakers go after 28nm?
Experts at the Table, Part 1: Impact on the supply chain, who’s using advanced packaging, and the cost of packaging versus device scaling.
Consortiums seek ways to ensure interoperability of hardened IP as way of cutting costs, time-to-market, but it’s not going to be easy.
While CPUs continue to evolve, performance is no longer limited to a single processor type or process geometry.
AI-enabled systems are being designed to process more data locally as device scaling benefits decline.
Semiconductor devices face many hazards before and after manufacturing that can cause them to fail prematurely.
Interest in the open-source ISA marks a significant shift among chipmakers, but it will require continued industry support to be successful.
Foundry forms ASIC subsidiary as it focuses on 14nm/12nm and above.
Market overcrowding, more efficient manufacturing, and growing list of scaling issues create a challenging competitive landscape.
Chips will cost more to design and manufacture even without pushing to the latest node, but that’s not the whole story.
Slowdown due to impact on timing, and dependencies between power, thermal and timing that may not be caught by signoff tools.
Why auto tech companies are so concerned about interactions with humans.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply