Case study on monitoring strategy and understanding root cause of fin defectivity.
As design rules shrink, semiconductor manufacturing becomes more complex which leads to a huge increase in the defects which could cause a non-yielding die. Process control and inline defect analysis becomes widely relevant to help shorten the learning process from R&D to production. This paper discusses the various methodologies which leverage patterned wafer inspection tools to help analyze defect mechanisms and figure out an inline process monitor to drive defect reduction and control. A defect example from FinFETs is used throughout the paper, demonstrating the clever use of design grouping and design based inspected areas. These helped to determine the root cause of the problem of systematics in FinFET and also created a monitoring strategy for the same. The results support the effectiveness of the tools by helping to reduce defectivity in the finFET module and also creating a process monitor which can filter large numbers of defects to provide timely process learning.
To read more, click here.
30 facilities planned, including 10/7nm processes, but trade war and economic factors could slow progress.
Leaders of three R&D organizations, Imec, Leti and SRC, discuss the latest chip trends in AI, packaging and quantum computing.
Applied Materials’ VP looks at what’s next for semiconductor manufacturing and the impact of variation, new materials and different architectures.
What could make this memory type stand out from the next-gen memory crowd.
Researchers digging into ways around the von Neumann bottleneck.
Semiconductor devices face many hazards before and after manufacturing that can cause them to fail prematurely.
Chips will cost more to design and manufacture even without pushing to the latest node, but that’s not the whole story.
This will go down as a good year for the semiconductor industry, where new markets and innovation were both necessary and rewarded.
Experts at the Table, Part 1: Impact on the supply chain, who’s using advanced packaging, and the cost of packaging versus device scaling.
Companies battle it out to get artificial intelligence to the edge using various chip architectures as their weapons of choice.
Technology adds more granularity, but starting point for design shifts as architectures cope with greater volumes of data.
GlobalFoundries’ decision to put 7nm on hold is raising concerns across the mil/aero industry.
Bulk CMOS, FD-SOI and finFETs all on tap as big players vie for differentiation. But where will chipmakers go after 28nm?
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply