A divergent beam and quasi-monochromatic radiation from a sealed X-ray tube can be used to perform warpage measurementsby XRDI in the laboratory.
Abstract:
“X-ray diffraction imaging (XRDI) (topography) measurements of silicon die warpage within fully packaged commercial quad-flat no-lead devices are described. Using synchrotron radiation, it has been shown that the tilt of the lattice planes in the Analog Devices AD9253 die initially falls, but after 100 °C, it rises again. The twist across the die wafer falls linearly with an increase in temperature. At 200 °C, the tilt varies approximately linearly with position, that is, displacement varies quadratically along the die. The warpage is approximately reversible on cooling, suggesting that it has a simple paraboloidal form prior to encapsulation; the complex tilt and twisting result from the polymer setting process. Feasibility studies are reported, which demonstrate that a divergent beam and quasi-monochromatic radiation from a sealed X-ray tube can be used to perform warpage measurements by XRDI in the laboratory. Existing tools have limitations because of the geometry of the X-ray optics, resulting in applicability only to simple warpage structures. The necessary modifications required for use in situations of complex warpage, for example, in multiple die interconnected packages are specified.”
View this open access technical paper here. Published 03/2021.
Tanner, B., McNally, P., & Danilewsky, A. (2021). X-ray imaging of silicon die within fully packaged semiconductor devices. Powder Diffraction, 36(2), 78-84. doi:10.1017/S088571562100021X
Disaggregation and the wind-down of Moore’s Law have changed everything.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
Continued expansion in new and existing markets points to massive and sustained growth.
Aging equipment and rising demand are pushing up prices and slowing production.
Interest in this particular ISA is expanding, but the growth of other open-source hardware is less certain.
Nanosheets are likeliest option throughout this decade, with CFETs and other exotic structures possible after that.
Hybrid bonding opens up whole new level of performance in packaging, but it’s not the only improvement.
Why this is becoming a bigger issue, and what can be done to mitigate the effects.
Some 300mm tools are converted to 200mm; equipment prices and chip manufacturing costs are rising.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Leave a Reply