Issues and solutions for developing vision-systems-on-chip.
Image sensors with programmable, highly parallel signal processing, so called Vision-Systems-on-Chip, perform computationally intensive tasks directly on the sensor itself. Therefore it is possible to limit the amount of output data to relevant image features only. Reading out such features presents a major challenge, since the position and number of features often is not known. Conventional synchronous buses as well as special event-based readout paths are unsuitable for such a system, since both continuous data, e.g. complete images, and sparse data, like feature coordinates, have to be transfered. A readout path based on an asynchronous pipeline is presented, which supports both readout modes with high speed. Furthermore, a method is introduced that, by serialization, allows for arbitrary data word widths without storing any control information within the data stream. The developed circuit components were measured on a proof-of-concept test chip in a 180 nm CMOS technology and were compared with implementations of asynchronous pipelines found in literature. In addition, the use of the pipeline in a Vision- System-on-Chip, which is still in production, is demonstrated.
To read more, click here.
AMD CTO Mark Papermaster talks about why heterogeneous architectures will be needed to achieve improvements in PPA.
New capacity planned for 2024, but production will depend on equipment availability.
Companies are speeding ahead to identify the most production-worthy processes for 3D chip stacking.
Number of options is growing, but so is the list of tradeoffs.
Where neural networks are being deployed in semiconductor manufacturing and how well they’re performing.
Increased transistor density and utilization are creating memory performance issues.
The industry reached an inflection point where analog is getting a fresh look, but digital will not cede ground readily.
Disaggregation and the wind-down of Moore’s Law have changed everything.
FPGAs, CPUs, and equipment receive funding in China; 98 startups raise over $2 billion.
Funding rolls in for photonics and batteries; 88 startups raise $1.3B.
Why UCIe is so important for heterogeneous integration.
Analog foundry expansion; EDA investments; 112 startups raise over $2.6B.
After years of research, chipmakers have started combining ultra low-power designs with advancements in harvesting technology.
Leave a Reply