Issues and solutions for developing vision-systems-on-chip.
Image sensors with programmable, highly parallel signal processing, so called Vision-Systems-on-Chip, perform computationally intensive tasks directly on the sensor itself. Therefore it is possible to limit the amount of output data to relevant image features only. Reading out such features presents a major challenge, since the position and number of features often is not known. Conventional synchronous buses as well as special event-based readout paths are unsuitable for such a system, since both continuous data, e.g. complete images, and sparse data, like feature coordinates, have to be transfered. A readout path based on an asynchronous pipeline is presented, which supports both readout modes with high speed. Furthermore, a method is introduced that, by serialization, allows for arbitrary data word widths without storing any control information within the data stream. The developed circuit components were measured on a proof-of-concept test chip in a 180 nm CMOS technology and were compared with implementations of asynchronous pipelines found in literature. In addition, the use of the pipeline in a Vision- System-on-Chip, which is still in production, is demonstrated.
To read more, click here.
30 facilities planned, including 10/7nm processes, but trade war and economic factors could slow progress.
Leaders of three R&D organizations, Imec, Leti and SRC, discuss the latest chip trends in AI, packaging and quantum computing.
Applied Materials’ VP looks at what’s next for semiconductor manufacturing and the impact of variation, new materials and different architectures.
What could make this memory type stand out from the next-gen memory crowd.
Researchers digging into ways around the von Neumann bottleneck.
Semiconductor devices face many hazards before and after manufacturing that can cause them to fail prematurely.
2019 will be a year of change for the semiconductor industry as new fields drive technological advancements.
Stacking die is garnering more attention, but design flows aren’t fully ready to support it.
What hoops will designers have to jump through to avoid concurrency bugs?
Maximum flexibility is no longer the reliable path to product success. While flexibility must be there for a purpose, it also can be a liability.
Why managing power is becoming more difficult, more critical, and much more expensive.
Accuracy is a relative term that complicates design and verification. Machine learning makes the industry face some of those realities head on.
This new communications standard could transform architectural decisions across the industry, but not right away and not necessarily in obvious ways.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply