Verification using HDL simulators isn’t ideal. It needs to be combined with the speed of FPGA prototyping boards.
Comprehensive verification that can be provided by HDL simulators is good, but not ideal. What is necessary is a faster, safer, and more thorough verification environment that combines the robustness of an HDL simulator with the speed of FPGA prototyping boards. The goal is to put together the power of these two verification methodologies into one platform.
To read more, click here.
 |
 |
 |
 |
 |
 |
 |
 |
 |  |
Leave a Reply