Accelerating Toshiba’s SoC Design with Fusion Compiler

Learn how Toshiba’s early access to the industry’s only RTL-to-GDSII solution speeds time-to-market for their latest, advanced, automotive SoC.


This white paper discusses how Toshiba and Synopsys worked closely to bring-up Fusion Compiler and deploy it throughout Toshiba’s advanced proprietary Tachyon Design System. With improved power, performance, and area (PPA), faster time-to-results and a predictable design flow have been validated on the latest, differentiated automotive SoC ASIC products, and Fusion Compiler is being broadly deployed throughout Toshiba.

Click here to read more.

Leave a Reply

(Note: This name will be displayed publicly)