Advanced Features Of High-Speed Digital I/O Devices: Data Delay

How to leverage data delay to eliminate sampling errors.


In high speed digital communications, because of factors such as setup time and hold time, it might be important to delay the data from the edge of the clock. The different settings and parameters that affect data delay are discussed in this white paper.

To read more, click here.

Leave a Reply

(Note: This name will be displayed publicly)