An ASIC and system vendor perspective.
This paper examines the achievements and future of SoC design methodology and design flow from the viewpoints of an in- house EDA team of an ASIC and system vendor. We initially discuss the problems of the design productivity gap caused by the SoC’s complexity and the timing closure caused by deep submicron technology. To solve these two problems, we propose a C-based SoC design environment that features integrated high-level synthesis and verification tools. A high-level synthesis system is introduced using various successful industrial design examples, and its advantages and drawbacks are discussed. We then look at the future directions of this system. The high-level verification environment consists of mixed-level hardware/software co-simulator, formal and semi- formal verifiers, and test-bench generators. The verification tools are tightly integrated with the high-level synthesis system and take advantage of information from the synthesis system. Then, we discuss the possibility of incorporating physical design feature into the C-based SoC design environment. Finally, we describe our global vision for an SoC architecture and SoC design methodology.
To read more, click here.
Semiconductor devices face many hazards before and after manufacturing that can cause them to fail prematurely.
Companies battle it out to get artificial intelligence to the edge using various chip architectures as their weapons of choice.
Bulk CMOS, FD-SOI and finFETs all on tap as big players vie for differentiation. But where will chipmakers go after 28nm?
Consortiums seek ways to ensure interoperability of hardened IP as way of cutting costs, time-to-market, but it’s not going to be easy.
No shortage of alternatives as materials, packaging and architectural options grow, and plenty of startups are jumping in.
AI-enabled systems are being designed to process more data locally as device scaling benefits decline.
Chips will cost more to design and manufacture even without pushing to the latest node, but that’s not the whole story.
Access to source code makes it attractive for custom applications, but gaps remain in the tool flow and in software.
Growing volume of data and limited improvements in performance create new opportunities for approaches that never got off the ground.
Semiconductor design lags behind other industries in adopting the cloud, but there could be some good reasons for that. Change is difficult.
Behind closed doors: Semiconductor executives talk about the bugs they fear the most and the problems solving them.
New data flow, higher switch density and IP integration create issues across the design flow.
While CPUs continue to evolve, performance is no longer limited to a single processor type or process geometry.
 |
 |
 |
 |
 |
 |
 |
 |
 |
|
Leave a Reply