Software-Hardware Co-Design Becomes Real


For the past 20 years, the industry has sought to deploy hardware/software co-design concepts. While it is making progress, software/hardware co-design appears to have a much brighter future. In order to understand the distinction between the two approaches, it is important to define some of the basics. Hardware/software co-design is essentially a bottom-up process, where hardware is deve... » read more

Week In Review: Design, Low Power


U.S. government officials met with semiconductor industry companies and automakers to request supply chain information it hopes could address the current semiconductor shortage, Reuters reports. Secretary of Commerce Gina Raimondo hopes the information will enable them and industry to "get more granular into the bottlenecks and then ultimately predict challenges before they happen," but also wa... » read more

Wearables Disconnect


One of the great opportunities created by the pandemic is a result of conferences going online. I know many people miss the social aspects of not being able to get together with your thousand closest friends, who you see every year at the same shows, but requiring a physical presence is limiting in both time and expense. Personally, I have used the opportunity to "attend" conferences that I wou... » read more

Optimization Driving Changes In Microarchitectures


The semiconductor ecosystem is at a turning point for how to best architect the CPU based on the explosion of data, the increased usage of AI, and the need for differentiation and customization in leading-edge applications. In the past, much of this would have been accomplished by moving to the next process node. But with the benefits from scaling diminishing at each new node, the focus is s... » read more

Can We Efficiently Automate 2.5/3D IC ESD Protection Verification?


Protection against ESD events (commonly referred to as ESD robustness) is an extremely important aspect of integrated circuit (IC) design and verification, including 2.5/3D designs. ESD events cause severe damage to ICs due to a sudden and unexpected flow of electrical current between two electrically charged objects. This current may be caused by contact, an electrical short, or dielectric bre... » read more

Microelectronics And The AI Revolution


It is no secret that artificial intelligence and machine learning (AI/ML) are critical drivers for growth in electronics, and particularly, for semiconductors. The recent AI Hardware Summit showcased trends in AI/ML, both in enabling and using it in various application domains, including EDA. As part of the summit, Imec had organized a panel on “Advanced Microelectronics Technologies Driving ... » read more

Containing The Explosion In Data


The amount of data that could be kept for every design is gargantuan, but even that may not be enough these days as lifecycle management, continuous verification, regulatory requirements, and globalization add to the data that needs to be stored. But data has no value if it cannot be found or used in ways that provide more benefit than the cost of storing it. "Data management is not unique t... » read more

Building Complex Chips That Last Longer


Semiconductor Engineering sat down to talk about design challenges in advanced packages and nodes with John Lee, vice president and general manager for semiconductors at Ansys; Shankar Krishnamoorthy, general manager of Synopsys' Design Group; Simon Burke, distinguished engineer at Xilinx; and Andrew Kahng, professor of CSE and ECE at UC San Diego. This discussion was held at the Ansys IDEAS co... » read more

Why It’s The Perfect Time To Be Part Of The RISC-V Revolution


Eighteen months ago, I said: “The rise of RISC-V offers us a tremendous platform for innovation and collaboration: it has the potential to change the business model of the entire industry.” I stand by that and indeed am demonstrating my conviction by joining the ranks of a company that’s not only changing the industry business model, but is significantly innovating in RISC-V. Having ... » read more

Automated ESD Protection Verification For 2.5D And 3D ICs


While automated flows for ESD protection verification are well-established for 2D ICs, 2.5D and 3D designs present new challenges in both ESD circuit design and verification. Advanced automated ESD verification methodology accurately and effectively evaluates ESD protection in 2.5/3D IC designs. Ensuring correct and consistent ESD protection in 2.5/3D ICs raises the reliability and product life... » read more

← Older posts Newer posts →