How to minimize design margins with accurate advanced transistor degradation models.
Reliability is a major criterion for integrated circuits (ICs) in safety critical applications, such as automotive, medical, or aviation electronics. A particular effect that contributes to wear-out is device (i.e. transistor) degradation. Its impact on the circuit behavior can be verified by circuit level aging simulations, which are offered by various EDA vendors. However, reasonable results can only be achieved with accurate and efficient device (i.e. transistor) degradation models. This white paper discusses the state of the art and points out opportunities for improvements.
To read more, click here.
Companies battle it out to get artificial intelligence to the edge using various chip architectures as their weapons of choice.
Bulk CMOS, FD-SOI and finFETs all on tap as big players vie for differentiation. But where will chipmakers go after 28nm?
Consortiums seek ways to ensure interoperability of hardened IP as way of cutting costs, time-to-market, but it’s not going to be easy.
No shortage of alternatives as materials, packaging and architectural options grow, and plenty of startups are jumping in.
Applied Materials circles market as demand for next-gen technology grows.
Semiconductor devices face many hazards before and after manufacturing that can cause them to fail prematurely.
Interest in the open-source ISA marks a significant shift among chipmakers, but it will require continued industry support to be successful.
Slowdown due to impact on timing, and dependencies between power, thermal and timing that may not be caught by signoff tools.
Old solutions don’t necessarily work anymore, particularly at advanced nodes and ultra-low voltage.
Stacking die is garnering more attention, but design flows aren’t fully ready to support it.
Understanding aging factors within a design can help reduce the likelihood of product failures.
How Arm sees its role in emerging segments of tomorrow’s compute challenges.
New data flow, higher switch density and IP integration create issues across the design flow.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply