FinFET And Multi-Patterning Aware Place-And-Route Implementation

How to deal with new challenges in floor planning and physical verification.


The use of finFETs and multi-patterning has a huge impact on the entire physical implementation flow. This paper outlines the new challenges in placement, routing, optimization, and physical verification and describes how the Nitro-SoC place and route system handles them.

To read more, click here.

Leave a Reply

(Note: This name will be displayed publicly)