Systems & Design

Interop Shift Left: Using Pre-Silicon Simulation for Emerging Standards

A CXL case study.


The Compute Express Link (CXL) 2.0 specification, released in 2020, accompanies the latest PCI Express (PCIe) 5.0 specification to provide a path to high-bandwidth, cache-coherent, low-latency transport for many high-bandwidth applications such as artificial intelligence, machine learning, and hyperscale applications, with specific use cases in newer memory architectures such as disaggregated and persistent memories. In this paper, we describe how simulation interoperability (interop) between an Intel host and a Cadence® IP has been key to the deployment of this emerging technology

By Martin James, Gary Dick, and Arif Khan, Cadence with Suhas Pai and Brian Rea, Intel

Click here to read more.

Leave a Reply

(Note: This name will be displayed publicly)