Princeton University researchers have discovered a series of errors in the RISC-V instruction specification
Source: Princeton University, Caroline Trippel, Yatin A. Manerkar, Daniel Lustig*, Michael Pellauer*, Margaret Martonosi
*NVIDIA
Princeton University researchers have discovered a series of errors in the RISC-V instruction specification that now are leading to changes in the new system, which seeks to facilitate open-source design for computer chips. In testing a technique they created for analyzing computer memory use, the team found over 100 errors involving incorrect orderings in the storage and retrieval of information from memory in variations of the RISC-V processor architecture. The researchers warned that, if uncorrected, the problems could cause errors in software running on RISC-V chips. According to the researchers, officials at the RISC-V Foundation said the errors would not affect most versions of RISC-V but would have caused problems for higher-performance systems.
For technical paper, click here.
For Princeton’s news article, click here
Semiconductor aging has moved from being a foundry issue to a user problem. As we get to 5nm and below, vectorless methodologies become too inaccurate.
Efforts underway to develop 7nm, DRAM, 3D NAND, and EUV domestically as trade war escalates.
New approaches aim for better performance, more flexibility — and for some, lower cost.
More data, smaller devices are hitting the limits of current technology. The fix may be expensive.
Programmability shifts some of the burden from hardware engineers to software developers for ML applications.
Semiconductor aging has moved from being a foundry issue to a user problem. As we get to 5nm and below, vectorless methodologies become too inaccurate.
Many companies are interested in developing their own processors, following the success of RISC-V, but verification is a daunting challenge.
Efforts underway to develop 7nm, DRAM, 3D NAND, and EUV domestically as trade war escalates.
Lots of new technologies, problems and uncertainty as device scaling continues.
New materials and equipment could have a significant impact on both cost and speed.
In-memory computing becomes critical, but which memory and at what process node?
Manufacturing chips at future nodes is possible from a technology standpoint, but that’s not the only consideration.
Why future nodes will require new equipment and approaches.
Leave a Reply