Princeton University researchers have discovered a series of errors in the RISC-V instruction specification
Source: Princeton University, Caroline Trippel, Yatin A. Manerkar, Daniel Lustig*, Michael Pellauer*, Margaret Martonosi
*NVIDIA
Princeton University researchers have discovered a series of errors in the RISC-V instruction specification that now are leading to changes in the new system, which seeks to facilitate open-source design for computer chips. In testing a technique they created for analyzing computer memory use, the team found over 100 errors involving incorrect orderings in the storage and retrieval of information from memory in variations of the RISC-V processor architecture. The researchers warned that, if uncorrected, the problems could cause errors in software running on RISC-V chips. According to the researchers, officials at the RISC-V Foundation said the errors would not affect most versions of RISC-V but would have caused problems for higher-performance systems.
For technical paper, click here.
For Princeton’s news article, click here
Five process nodes in four years, high-NA EUV, 3D-ICs, chiplets, hybrid bonding, and more.
As SiC moves to higher voltages, BEV users get faster charging, extended range, and lower system costs
New and faster memory designs are being developed, but their future is uncertain.
Surprisingly, not everything requires lots of compute power to make important decisions.
Flexibility and customization are now critical elements for optimizing performance and power.
Bringing the cost down and yield up on microLED is proving to be formidable, but display companies and LED suppliers are working together toward production-worthy solutions.
New approaches surface for persistent DRAM issue.
Automakers shifting to HPC chips for improved performance and lower system cost.
Changes that could push this packaging approach into the mainstream, and the challenges ahead.
This technology could enable the next wave of Moore’s Law. What’s needed to make that happen?
Companies and countries are pouring tens of billions of dollars into different qubit technologies, but it’s still too early to predict a winner.
New interconnects offer speed improvements, but tradeoffs include higher cost, complexity, and new manufacturing challenges.
Five process nodes in four years, high-NA EUV, 3D-ICs, chiplets, hybrid bonding, and more.
Leave a Reply