Princeton University researchers have discovered a series of errors in the RISC-V instruction specification
Source: Princeton University, Caroline Trippel, Yatin A. Manerkar, Daniel Lustig*, Michael Pellauer*, Margaret Martonosi
*NVIDIA
Princeton University researchers have discovered a series of errors in the RISC-V instruction specification that now are leading to changes in the new system, which seeks to facilitate open-source design for computer chips. In testing a technique they created for analyzing computer memory use, the team found over 100 errors involving incorrect orderings in the storage and retrieval of information from memory in variations of the RISC-V processor architecture. The researchers warned that, if uncorrected, the problems could cause errors in software running on RISC-V chips. According to the researchers, officials at the RISC-V Foundation said the errors would not affect most versions of RISC-V but would have caused problems for higher-performance systems.
For technical paper, click here.
For Princeton’s news article, click here
Half nodes, different transistor types, and numerous other options are adding uncertainty everywhere.
DARPA program pushes for cheaper and simpler tools, but it may not be so easy.
Calling an open-source processor free isn’t quite accurate.
Changes that sidestep von Neumann architecture could be key to low-power ML hardware.
Rollouts are constrained by the amount of power consumed, and that may get worse before it gets better.
Half nodes, different transistor types, and numerous other options are adding uncertainty everywhere.
Combining the flexibility of a FPGA with the performance and cost benefits of an SoC is pushing this technology well into the mainstream.
Why multi-die solutions are getting so much attention these days.
Technology offers improved brightness, colors, and lower power, but they’re expensive and difficult to manufacture.
Rising costs and gaps in equipment emerge as technology scales; new tools under development.
Shakeout looms as vendors struggle to find ways to add more layers and increase density.
Experts at the Table, part 1: Shrinking features isn’t enough anymore. The big challenge now is how to achieve economies of scale and minimize complex integration issues.
Leave a Reply