Systems & Design

Mixed-Signal IP Design Challenges In 28nm Process And Beyond

Why the 28nm process poses unique challenges not found at 65nm and 40nm, and best practices for dealing with them.


As process technologies continue to scale aggressively, it is becoming more challenging when developing high-quality, high-speed mixed-signal IP. Specifically, the 28-nm process poses some unique challenges not found in 65-nm and 40-nm technology processes.

This paper discusses the low power requirements found in 28-nm processes and addresses issues associated with the aggressive scaling of the core supply voltages in these technology processes. It also focuses on restricted design rules and how they have created a paradigm shift in the way circuits are designed and laid out in 28-nm processes as well as describes techniques to maximize design and layout reuse. Furthermore, the paper details design-for-yield challenges encountered in 28-nm processes and the verification methodologies used to ensure robust and manufacturable IP.

To download this white paper, click here.

Leave a Reply

(Note: This name will be displayed publicly)