Powering The Edge: Driving Optimal Performance With Ethos-N77 Processor

Popular Tags

Recent Comments

• Brian Bailey on The Good Old Days Of EDA
• Bill Martin on The Good Old Days Of EDA
• Gretchen Patti on 3D-ICs May Be The Least-Cost Option
• Carlos on An Entangled Heterarchy
• Ann Mutschler on Flipping Processor Design On Its Head
• Gil Russell on Flipping Processor Design On Its Head
• Ed Sperling on China Unveils Memory Plans
• David on The Limits Of AI-Generated Models
• Bill on The Limits Of AI-Generated Models
• Dr. Dev Gupta on Gearing Up For Hybrid Bonding
• Faizan on China Unveils Memory Plans
• Jan Hoppe on Streamlining Failure Analysis Of Chips
• Riko R on Why Curvy Design Now? Manufacturing Is Possible And Scaling Needs It
• Derrick Meyer on Higher Automotive MCU Performance With Interface IP
• Kevin Cameron on Why Silent Data Errors Are So Hard To Find
• Rale on How Secure Are RISC-V Chips?
• Ed Sperling on Patterns And Issues In AI Chip Design
• Chip Greely on Building Better Bridges In Advanced Packaging
• Art Scott on Setting Standards For The Chip Industry
• Muhammet on Higher Creepage And Clearance Make For More Reliable Systems
• Andy Deng on Quantum Plus AI Widens Cyberattack Threat Concerns
• Dr. Rahul Razdan on The Threat Of Supply Chain Insecurity
• Roger on Patterns And Issues In AI Chip Design
• David Leary on Improving Reliability In Chips
• Ann Mutschler on The Threat Of Supply Chain Insecurity
• Cliff Greenberg on Setting Standards For The Chip Industry
• Kevin Parmenter on The Threat Of Supply Chain Insecurity
• Esther soria on Automotive Complexity, Supply Chain Strength Demands Tech Collaboration
• Kumar Venkatramani on Predicting The Future For Semiconductors
• Spike on Is UCIe Really Universal?
• David Sempek on Power Semis Usher In The Silicon Carbide Era
• Dp on Specialization Vs. Generalization In Processors
• Eric on Addressing The ABF Substrate Shortage With In-Line Monitoring
• Karl Stevens Logic Designer on Software-Hardware Co-Design Becomes Real
• Jim Handy on MRAM Getting More Attention At Smallest Nodes
• Nicolas Dujarrier on MRAM Getting More Attention At Smallest Nodes
• Lou Covey on Are In-Person Conferences Sustainable?
• Cas Wonsowicz on AI Transformer Models Enable Machine Vision Object Detection
• Nancy Zavada on Are In-Person Conferences Sustainable?
• Fred Chen on High-NA Lithography Starting To Take Shape
• Dave Taht on Wi-Fi 7 Moves Forward, Adding Yet Another Protocol
• Robert Boissy on Rethinking Engineering Education In The U.S.
• Allen Rasafar on High-NA Lithography Starting To Take Shape
• Mathias Tomandl on Multi-Beam Writers Are Driving EUV Mask Development
• K on High-NA Lithography Starting To Take Shape
• Adibhatla krishna Rao on How Do Robots Navigate?
• Doug L. on Getting Rid Of Heat In Chips
• Ken Rygler on DAC/Semicon West Wednesday
• Mark Camenzind on Why IC Industry Is Great Place To Work
• Peter Bennet on The True Cost Of Software Changes
• ALLEN RASAFAR on Balancing AI And Engineering Expertise In The Fab
• Ron Lavallee on The True Cost Of Software Changes
• Alex Peterson on Welcome To EDA 4.0 And The AI-Driven Revolution
• Allen Rasafar on Managing Yield With EUV Lithography And Stochastics
• Art Scott on Rethinking Engineering Education In The U.S.
• Paul Clifton on Week In Review: Semiconductor Manufacturing, Test
• Mark L Schattenburg on A Highly Wasteful Industry
• Gordon Harling on Rethinking Engineering Education In The U.S.
• Santosh Kurinec on Rethinking Engineering Education In The U.S.
• Brian Bailey on Rethinking Engineering Education In The U.S.
• CdrFrancis Leo on Will There Be Enough Silicon Wafers?
• Riccardo Vincelli on How Safe Is Safe Enough?
• Jem on 3D Structures Challenge Wire Bond Inspection
• Nikolay on Nanoimprint Finally Finds Its Footing
• Ed Korczynski on Thermal Integrity Challenges Grow In 2.5D
• Allen Rasafar on What Data Center Chipmakers Can Learn From Automotive
• Christopher Wendt on The Race Toward Mixed-Foundry Chiplets
• Ragnar on A Minimal RISC-V
• David Kneedler on Thermal Integrity Challenges Grow In 2.5D
• Erik Jan Marinissen (imec) on Chiplets: More Standards Needed
• Eric Murray on Security Provisioning Moves Out Of The Factory
• Riko Radojcic on Thermal Integrity Challenges Grow In 2.5D
• TX-RX on What Data Center Chipmakers Can Learn From Automotive
• Allen Rasafar on Challenges Grow For CD-SEMs At 5nm And Beyond
• Nick Langston on A Brief History of Test
• Ron Lavallee on RISC-V Disrupting EDA
• Brian Bailey on RISC-V Disrupting EDA
• DRB on RISC-V Disrupting EDA
• Katherine Derbyshire on New Challenges Emerge With High-NA EUV
• Ed Korczynski on New Challenges Emerge With High-NA EUV
• chip99monk on Panel Tackles Chiplet Packaging Challenges
• Fred Chen on New Challenges Emerge With High-NA EUV
• IanD on Self-Heating Issues Spread
• Allen Rasafar on Metrology Strategies For 2nm Processes
• Allen Rasafar on Metrology Strategies For 2nm Processes
• M. Fortner on Metrology Strategies For 2nm Processes
• Charles R on What Causes Semiconductor Aging?
• Rey on Tomorrow’s Semiconductor Workforce
• Arpan Bhattacherjee on Leveraging Chip Data To Improve Productivity
• Eric Esteve on Considering Semiconductor Implementation Aspects Early During Network-on-Chip Development
• Nitin Shanker on Hybrid Bonding Basics: What Is Hybrid Bonding?
• Anne Meixner on Hunting For Hardware-Related Errors In Data Centers
• Jan Hoppe on Hunting For Hardware-Related Errors In Data Centers
• Karen Heyman on Will Floating Point 8 Solve AI/ML Overhead?
• Steve Nordquist on 3-Terminal Thermal Transistor With Thermal Measurements For The Switching And Amplification
• Christopher Wendt on Collaboration Widens Among Big Chip Companies
• Tanj Bennett on Chip Design Shifts As Fundamental Laws Run Out Of Steam
• Tanj Bennett on Chip Design Shifts As Fundamental Laws Run Out Of Steam
• Harshita Gupta on Challenges With Stacking Memory On Logic
• Arpan Bhattacherjee on The Path To Known Good Interconnects
• Xavier on Metrology Options Increase As Device Needs Shift
• Leonard Tsai on Will Floating Point 8 Solve AI/ML Overhead?
• WZIS on Arbitrary Precision DNN Accelerator Controlled by a RISC-V CPU (Ecole Polytechnique Montreal, IBM, Mila, CMC)
• Rama Chaganti on Growing System Complexity Drives More IP Reuse
• TL on How Secure Are RISC-V Chips?
• Frank on The Good And Bad Of Bi-Directional Charging
• Sandeep Dixit on The Good And Bad Of Bi-Directional Charging
• Hertz on How Secure Are RISC-V Chips?
• Andrew on How Software Utilizes Cores
• Asaf Jivilik on Cybord: Electronic Component Traceability
• Santosh Kurinec on Where All The Semiconductor Investments Are Going
• dick freebird on Designing And Securing Chips For Outer Space
• Akshay on Designing And Securing Chips For Outer Space
• Raj on Is UCIe Really Universal?
• Andrew TAM on How Software Utilizes Cores
• Riko R on Designing For Multiple Die
• Dan Ganousis on RISC-V Pushes Into The Mainstream
• Ivan Batinic on IC Stresses Affect Reliability At Advanced Nodes
• Giovanni Lostumbo on A Power-First Approach
• Mohammed Zakir Hussain on Embracing the Challenges Of Cybersecurity In Automotive Applications