A guide to aid conversion from CWEs to Security Rules for use with Radix security verification tools.
MITRE’s hardware Common Weakness Enumeration (CWE) database aggregates hardware weaknesses that are the root causes of vulnerabilities in deployed parts. A complete list can be found on the MITRE Hardware Design Webpage. Hardware CWEs are ideal to be used alongside internally developed security requirements databases and have been developed and submitted by both government and commercial design teams such as the Intel Corporation and Tortuga Logic. This guide can be used in conjunction with the CWE list as a resource to aid conversion from CWEs to Security Rules for use with Tortuga Logic’s Radix security verification tools. It also serves as a guide for design and verification teams to help them answer the question: “what security vulnerabilities should I verify?”
Click here to read more.
Academia, industry partnerships ramp to entice undergrads into hardware engineering.
Pitches continue to decrease, but new tooling and technologies are required.
Buried features and re-entrant geometries drive application-specific metrology solutions.
Issues involving design, manufacturing, packaging, and observability all need to be solved before this approach goes mainstream for many applications.
Etching tools are becoming more application-specific, with each new node requiring higher selectivity.
While terms often are used interchangeably, they are very different technologies with different challenges.
Technology and business issues mean it won’t replace EUV, but photonics, biotech and other markets provide plenty of room for growth.
Commercial chiplet marketplaces are still on the distant horizon, but companies are getting an early start with more limited partnerships.
Existing tools can be used for RISC-V, but they may not be the most effective or efficient. What else is needed?
How customization, complexity, and geopolitical tensions are upending the global status quo.
The industry is gaining ground in understanding how aging affects reliability, but more variables make it harder to fix.
Key pivot and innovation points in semiconductor manufacturing.
Tools become more specific for Si/SiGe stacks, 3D NAND, and bonded wafer pairs.
Leave a Reply