Design techniques for optimized and safe reset implementations.
This white paper explains Reset-related ASIC and FPGA design issues as well as outlines commonly-used design techniques leading to safe reset implementations. It goes on to explain about Reset Domain Crossing effects and methods to mitigate their influence on design. LINT tools provide valuable help for designers in Resets and Reset Domain Crossings verification.
To download this paper, click here.
 |
 |
 |
 |
 |
 |
 |
 |
 |  |
Leave a Reply