Simulation-based FI framework named SoCFA based on the VPI for fault diagnoses of SoCs.
Abstract:
“Enhancing the reliability of the system is important for recent system-on-chip (SoC) designs. This importance has led to studies on fault diagnosis and tolerance. Fault-injection (FI) techniques are widely used to measure the fault-tolerance capabilities of resilient systems. FI techniques suffer from limitations in relation to environmental conditions and system features. Moreover, a hardware-based FI can cause permanent damage to the target system, because the actual circuit cannot be restored. Accordingly, we propose a simulation-based FI framework based on the Verilog Procedural Interface for measuring the failure rates of SoCs caused by soft errors. We execute five benchmark programs using an ARM Cortex M0 processor and inject soft errors using the proposed framework. The experiment has a 95% confidence level with a ±2.53% error, and confirms the reliability and feasibility of using proposed framework for fault analysis in SoCs.”
Find the open access technical paper link here.
Han, C. Y., Jeong, Y. S., & Lee, S. E. (2021). Simulation-Based Fault Analysis for Resilient System-On-Chip Design. Journal of Information and Communication Convergence Engineering, 19(3), 175–179. https://doi.org/10.6109/JICCE.2021.19.3.175. Sept 2021.
Some segments are normalizing, others may be impacted through 2022.
Abstraction is the key to custom processor design and verification, but defining the right language and tool flow is a work in progress.
Massive expansion campaign targets wide variety of chips, but export controls limit growth at leading edge.
Why cyberattacks on the IC supply chain are so hard to prevent.
How dopant atoms could make qubits that last much longer.
As SiC moves to higher voltages, BEV users get faster charging, extended range, and lower system costs
Five process nodes in four years, high-NA EUV, 3D-ICs, chiplets, hybrid bonding, and more.
Imec’s SVP drills down into GAA FETs, interconnects, chiplets, and 3D packaging.
Some segments are normalizing, others may be impacted through 2022.
Abstraction is the key to custom processor design and verification, but defining the right language and tool flow is a work in progress.
Some things will get better from a design perspective, while others will be worse.
Processing data in place can cut down on a lot of data movement, but the technology wasn’t there — until now.
Rules are still being formulated even though the technology is already deployed.
Leave a Reply