The system electrothermal transient co-design modeling and silicon validation effort that led to the industry’s first highly efficient, highest power density (40A) synchronous step-down converter.
Authors: Rajen Murugan, Jie Chen, and Todd Harrison of Texas Instruments, Inc. and C.T. Kao and Nathan Ai of Cadence Design Systems; from Proceedings of the ASME 2019 International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems, IPACK2019, October 7-9, 2019, Anaheim, CA, USA
In this paper, we detailed the system electrothermal transient co-design modeling and silicon validation effort that led to the industry’s first highly efficient, highest power density (40A) synchronous step-down converter. The device was designed in an innovative multichip module (MCM) low-profile LQFN packaging technology. By integrating the control and drive circuitry with two discrete N-channel power MOSFETs, significant reduction in system on-resistance, RDS(ON), was achieved. The validity of the co-design electrothermal modeling methodology was assessed by comparing directly to silicon thermal measurements made on an evaluation module (EVM) which comprises the inductor, capacitor, and other essential components. Correlation between simulation and laboratory measurements on the integrated solution will be discussed.
Click here to read more.
An upbeat industry at the start of the year met one of its biggest challenges, but instead of being a headwind, it quickly turned into a tailwind.
The backbone of computing architecture for 75 years is being supplanted by more efficient, less general compute architectures.
The semiconductor industry will look and behave differently this year, and not just because of the pandemic.
More than $1.5B in funding for 26 startups; December was a big month for AI hardware.
The crunch to find skilled engineers goes fully global.
New data suggests that more chips are being forced to respin due to analog issues.
The backbone of computing architecture for 75 years is being supplanted by more efficient, less general compute architectures.
The number of options is increasing, but tooling and methodologies haven’t caught up.
Big investment in EV, batteries, and data center chips as 26 companies raise $2.6B.
Interconnects are becoming the limiter at advanced nodes.
Chips are hitting technical and economic obstacles, but that is barely slowing the rate of advancement in design size and complexity.
As implementations evolve to stay relevant, a new technology threatens to overtake SerDes.
Predicting the power or energy required to run an AI/ML algorithm is a complex task that requires accurate power models, none of which exist today.
Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information.
Any cookies that may not be particularly necessary for the website to function and is used specifically to collect user personal data via analytics, ads, other embedded contents are termed as non-necessary cookies. It is mandatory to procure user consent prior to running these cookies on your website.
Leave a Reply