Week In Review: Manufacturing, Test

By Gregory Haley - 24 Feb, 2023 - Comments: 0

The U.S. is aiming for the creation of two new advanced semiconductor manufacturing facilities with “a robust supplier ecosystem” supported by the $52.7 billion CHIPS Act. Included is an $11 billion investment in semiconductor research and development, along with the creation of a new public-private partnership called the National Semiconductor Technology Center. This follows more than a do... » read more

Week In Review: Auto, Security, Pervasive Computing

By Marie C. Baca - 24 Feb, 2023 - Comments: 0

Automotive Ambarella will use Samsung's 5nm process technology for its new CV3-AD685 automotive AI central domain controller, bringing "new levels of AI acceleration, system integration and power efficiency to ADAS and L2+ through L4 autonomous vehicles.” Renesas introduced four technologies for automotive communication gateway SoCs: (1) an architecture that dynamically changes... » read more

Blog Review: Feb. 22

By Jesse Allen - 22 Feb, 2023 - Comments: 0

Siemens EDA's Harry Foster observes that the FPGA market continues to go through a similar complexity curve that the IC/ASIC market experienced in the early and mid-2000 timeframe. Synopsys' Mitch Heins explores the benefits of heterogeneous integration of lasers and active gain elements in a silicon-based photonic IC, including reduced system costs, size, weight, and power along with improv... » read more

Chip Industry’s Technical Paper Roundup: Feb. 21

By Linda Christensen - 21 Feb, 2023 - Comments: 0

New technical papers recently added to Semiconductor Engineering’s library: [table id=82 /] If you have research papers you are trying to promote, we will review them to see if they are a good fit for our global audience. At a minimum, papers need to be well researched and documented, relevant to the semiconductor ecosystem, and free of marketing bias. There is no cost involved for us ... » read more

HW-SW Co-Design Solution For Building Side-Channel-Protected ML Hardware

By Technical Paper Link - 19 Feb, 2023 - Comments: 0

A technical paper titled "Hardware-Software Co-design for Side-Channel Protected Neural Network Inference" was published (preprint) by researchers at North Carolina State University and Intel. Abstract "Physical side-channel attacks are a major threat to stealing confidential data from devices. There has been a recent surge in such attacks on edge machine learning (ML) hardware to extract the... » read more

Week In Review: Semiconductor Manufacturing & Test

By Gregory Haley - 17 Feb, 2023 - Comments: 0

The Biden Administration’s export bans for semiconductor manufacturing equipment are delaying expansion plans for Chinese chipmakers, Nikkei Asia reports. Yangtze Memory Technologies (YMTC) has halted work on its second memory plant near Wuhan, and ChangXin Memory Technologies (CMTX) says its second production facility, slated to open in 2023, will be delayed until 2024 or 2025. In an effo... » read more

Week In Review: Design, Low Power

By Linda Christensen - 17 Feb, 2023 - Comments: 0

It’s earnings season. Arm, Cadence, Synopsys, Siemens (consolidated), Rambus, and Renesas reported quarterly results over the past couple weeks. All posted year-over-year revenue growth, despite an overall challenging macroeconomic climate. A roundup of all the chip industry earnings reports from the past several weeks can be found here. The edge computing market is projected to jump to al... » read more

Devices And Transistors For The Next 75 Years

By Laura Peters - 16 Feb, 2023 - Comments: 0

The 75th anniversary of the invention of the transistor sparked a lively panel discussion at IEDM, spurring debate about the future of CMOS, the role of III-V and 2D materials in future transistors, and what will be the next great memory architecture.[1] Industry veterans from the memory, logic, and research communities see high-NA EUV production, NAND flash with 1,000 layers, and hybrid bon... » read more

2D Semiconductor Materials Creep Toward Manufacturing

By Katherine Derbyshire - 16 Feb, 2023 - Comments: 0

As transistors scale down, they need thinner channels to achieve adequate channel control. In silicon, though, surface roughness scattering degrades mobility, limiting the ultimate channel thickness to about 3nm. Two-dimensional transition metal dichalcogenides (TMDs), such as MoS2 and WSe2, are attractive in part because they avoid this limitation. With no out-of-plane dangling bonds and at... » read more

Chiplets Taking Root As Silicon-Proven Hard IP

By Ann Mutschler - 09 Feb, 2023 - Comments: 0

Chiplets are all the rage today, and for good reason. With the various ways to design a semiconductor-based system today, IP reuse via chiplets appears to be an effective and feasible solution, and a potentially low-cost alternative to shrinking everything to the latest process node. To enable faster time to market, common IP or technology that already has been silicon-proven can be utilized... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

tag: Intel

Week In Review: Manufacturing, Test

Week In Review: Auto, Security, Pervasive Computing

Blog Review: Feb. 22

Chip Industry’s Technical Paper Roundup: Feb. 21

HW-SW Co-Design Solution For Building Side-Channel-Protected ML Hardware

Week In Review: Semiconductor Manufacturing & Test

Week In Review: Design, Low Power

Devices And Transistors For The Next 75 Years

2D Semiconductor Materials Creep Toward Manufacturing

Chiplets Taking Root As Silicon-Proven Hard IP

Trending Articles

Baby Steps Toward 3D DRAM

Chip Industry Week In Review

What’s Next For Through-Silicon Vias

Chip Industry Week in Review

Strain, Stress In Advanced Packages Drives New Design Approaches

Knowledge Centers
Entities, people and technologies explored