True 3D Is Much Tougher Than 2.5D


Creating real 3D designs is proving to be much more complex and difficult than 2.5D, requiring significant innovation in both technology and tools. While there has been much discussion about 3D designs, there are multiple interpretations about what 3D entails. This is more than just semantics, however, because each packaging option requires different design approaches and technologies. And a... » read more

Managing EDA’s Rapid Growth Expectations


The EDA industry has been doing very well recently, but how long this run will continue is a matter of debate. EDA is an industry ripe for disruption due to rapid changes in chip architectures, end markets, and a long list of new technologies. In addition, recent geopolitical tensions are bringing a lot more attention to this small sector upon which the whole semiconductor industry rests. De... » read more

Blog Review: March 22


Siemens EDA's Dan Yu warns that the unavailability of verification data is slowing down the development of advanced machine learning for verification, with valuable data assets either siloed among different team members or projects or simply discarded due to the lack of analytic techniques to extract value from them. Synopsys' Richard Solomon and Dana Neustadter point to the need for hardwar... » read more

Cooling The Data Center


Since British mathematician and entrepreneur Clive Humby coined the rallying cry, “Data is the new oil,” some 20 years ago, it has been an upbeat phrase at data science conferences. But in engineering circles, that increasingly includes a daily grind of hardware challenges, and chief among them is how to cool the places where all that data is processed and stored. An estimated 65 zettaby... » read more

Blog Review: March 15


Siemens EDA's Dan Yu finds that high-quality, well-connected mass data are crucial to the success of applying machine learning to verification and recommends teams pivot to a data-centric workflow. Synopsys' Shankar Krishnamoorthy suggests that deploying AI-driven chip design and verification can free teams from iterative work, letting them focus instead on product differentiation and PPA en... » read more

Self-Heating Issues Spread


With every new node there are additional physical effects that must be considered, but not all of them are of the same level of criticality. One that is being mentioned more frequently is self-heating. All devices consume power and when they do that, it becomes heat. "In essence, all active devices generate heat as carriers move, creating channels for current to pass through the gates," says... » read more

Week In Review: Design, Low Power


Arm is expected to list solely on a U.S. stock exchange when it goes public again later this year, forgoing the London Stock Exchange for now, the BBC reports. Global investment banks expect the offering to value the company between $30 billion and $70 billion, according to Bloomberg. Disaggregating chips into specialized processors, memories, and architectures is becoming necessary for cont... » read more

Uneven Circuit Aging Becoming A Bigger Problem


Circuit aging is emerging as a first-order design challenge as engineering teams look for new ways to improve reliability and ensure the functionality of chips throughout their expected lifetimes. The need for reliability is obvious in data centers and automobiles, where a chip failure could result in downtime or injury. It also is increasingly important in mobile and consumer electronics, w... » read more

Digital Twin Initiative Reaches Across The Cloud To The Edge


Digital twins are a hot topic of conversation across industries. Everyone wants a piece of this technology, without necessarily understanding how it fits into their day-to-day workflows. Today, digital twins are generally used as real-time digital models for validation and verification of a physical twin (model) of a product or system via simulation. Microsoft and Ansys are helping customers ... » read more

Blog Review: March 8


Synopsys' Rahul Thukral and Bhavana Chaurasia find that embedded MRAM is undergoing an uplift in utilization for low-power, advanced-node SoCs thanks to its high capacity, high density, and ability to scale to lower geometries. Siemens EDA's Chris Spear dives into the UVM Factory with a look at the  SystemVerilog Object-Oriented Programming concepts behind the factory. Cadence's Veena Pa... » read more

← Older posts Newer posts →