What Does An AI Chip Look Like?

By Ed Sperling - 01 Mar, 2017 - Comments: 5

Depending upon your point of reference, artificial intelligence will be the next big thing or it will play a major role in all of the next big things. This explains the frenzy of activity in this sector over the past 18 months. Big companies are paying billions of dollars to acquire startup companies, and even more for R&D. In addition, governments around the globe are pouring additional... » read more

The Week In Review: Design

By Jesse Allen - 10 Feb, 2017 - Comments: 0

IP Rambus unveiled High Bandwidth Memory (HBM) Gen2 PHY developed for GlobalFoundries' FX-14 ASIC platform. The PHY, targeted at networking and data center applications, is fully compliant with the JEDEC HBM2 standard and supports data rates up to 2000 Mbps per data pin, for a total bandwidth of 256 GB/s. Omnitek launched a number of new FPGA-based video IPs, including HDMI2.0 Tx and Rx, ... » read more

What Can Go Wrong In Automotive

By Ed Sperling - 25 Jan, 2017 - Comments: 0

Semiconductor Engineering sat down to discuss automotive engineering with Jinesh Jain, supervisor for advanced architectures in Ford’s Research and Innovation Center in Palo Alto; Raed Shatara, market development for automotive infotainment at [getentity id="22331" comment="STMicroelectronics"]; Joe Hupcey, verification product technologist at [getentity id="22017" e_name="Mentor Graphics"]; ... » read more

What Can Go Wrong In Automotive

By Ed Sperling - 17 Jan, 2017 - Comments: 0

Overcoming The Limits Of Scaling

By Ed Sperling - 29 Dec, 2016 - Comments: 0

Semiconductor Engineering sat down to discuss the increasing reliance on architectural choices for improvements in power, performance and area, with [getperson id="11425" comment=" Sundari Mitra"], CEO of [getentity id="22535" comment="NetSpeed Systems"]; Charlie Janac, chairman and CEO of [getentity id="22674" e_name="Arteris"]; [getperson id="11032" comment="Simon Davidmann"] CEO of [getentit... » read more

Tech Talk: Timing Closure

By Ed Sperling - 29 Dec, 2016 - Comments: 0

Arteris' George Janac talks about timing closure issues in advanced chips and why this has reared its head again for the first time in a decade. Related Stories Timing Closure Issues Resurface Adding more features and more power states is making it harder to design chips at 10nm and 7nm. » read more

ISO 26262 Functional Safety Training Resources

By Kurt Shuler - 22 Dec, 2016 - Comments: 0

The automobile has taken over the mobile phone’s pole position as the driver of new semiconductor technologies, like machine learning and vision processing. As a result, many electrical engineers in the semiconductor industry are finding themselves in a state of transition where their current skills, education, and experience are not sufficient for them to achieve the kind of role they would ... » read more

CEO Outlook: Chip Design 2017

By Ed Sperling - 22 Dec, 2016 - Comments: 0

After two consecutive flat to slightly down years, the semiconductor industry is poised for growth in 2017. Cowan this month predicted 4.7% growth in semiconductor sales in 2017, while World Semiconductor Trade Statistics (WSTS) put that figure at 3.3%. And last month, International Business Strategies (IBS) pegged the number at 4.6%, according to statistics compiled by the Global Semiconduc... » read more

Overcoming The Limits Of Scaling

By Ed Sperling - 14 Dec, 2016 - Comments: 0

Tuning Heterogeneous SoCs

By Brian Bailey - 08 Dec, 2016 - Comments: 0

It's one thing to pack multiple processor cores into a design, but it is much more difficult to ensure the hardware matches the software's requirements, or that the software optimally uses the hardware. Both the hardware and software teams are now facing these issues, and there are few tools to help them fully understand the problems or to provide solutions. Design teams continue to add more... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

tag: Arteris

What Does An AI Chip Look Like?

The Week In Review: Design

What Can Go Wrong In Automotive

What Can Go Wrong In Automotive

Overcoming The Limits Of Scaling

Tech Talk: Timing Closure

ISO 26262 Functional Safety Training Resources

CEO Outlook: Chip Design 2017

Overcoming The Limits Of Scaling

Tuning Heterogeneous SoCs

Trending Articles

Is In-Memory Compute Still Alive?

Baby Steps Toward 3D DRAM

Chip Industry Week In Review

Chip Industry Week in Review

What’s Next For Through-Silicon Vias

Knowledge Centers
Entities, people and technologies explored