A novel configurable last level cache IP with per-master way partitioning, scratchpad RAM allocation, AXI interfaces and functional safety mechanisms.
As artificial intelligence (AI) and autonomous vehicle systems have grown in complexity, system performance needs have begun to conflict with latency and power consumption requirements. This dilemma is forcing semiconductor engineers to re-architect their system-on-chip (SoC) designs to provide more scalable levels of performance, flexibility, efficiency, and integration. From the edge to data centers, these needs require a rethink of memory organization and structures, and careful consideration of how on-chip dataflow is enabled and managed between the various high-performance IP blocks and off-chip memories. This paper describes a novel configurable last level cache IP, CodaCache, that provides an easy-to-integrate solution giving system architects the capability to configure and adapt the IP to their specific needs. Key technologies implemented in this IP are per-master way partitioning, scratchpad RAM allocation, AXI interfaces and functional safety mechanisms.
Authors: Kurt Shuler, VP of Marketing at Arteris IP, and JP Loison, Corporate Application Engineer at Arteris IP.
Click here to read more.
New interconnects and processes will be required to reach the next process nodes.
Servers today feature one or two x86 chips, or maybe an Arm processor. In 5 or 10 years they will feature many more.
After failing in the fab race, the country has started focusing on less capital-intensive segments.
Rowhammer attack on memory could create significant issues for systems; possible solution emerges.
Aging, adaptation, and new processes and technology require big changes on every level.
Gate-all-around FETs will replace finFETs, but the transition will be costly and difficult.
An upbeat industry at the start of the year met one of its biggest challenges, but instead of being a headwind, it quickly turned into a tailwind.
The backbone of computing architecture for 75 years is being supplanted by more efficient, less general compute architectures.
Rising costs, complexity, and fuzzy delivery schedules are casting a cloud over next-gen lithography.
New approaches to preventing counterfeiting across the supply chain.
New interconnects and processes will be required to reach the next process nodes.
Challenges range from constant security updates to expected lifetimes that last beyond the companies that made them.
Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information.
Any cookies that may not be particularly necessary for the website to function and is used specifically to collect user personal data via analytics, ads, other embedded contents are termed as non-necessary cookies. It is mandatory to procure user consent prior to running these cookies on your website.
Leave a Reply