Fan-Out Packaging Options Grow

By Mark LaPedus - 17 Jun, 2021 - Comments: 0

Chipmakers, OSATs and R&D organizations are developing the next wave of fan-out packages for a range of applications, but sorting out the new options and finding the right solution is proving to be a challenge. Fan-out is a way to assemble one or more dies in an advanced package, enabling chips with better performance and more I/Os for applications like computing, IoT, networking and sma... » read more

Week In Review: Manufacturing, Test

By Mark LaPedus - 04 Jun, 2021 - Comments: 0

Government policy The Malaysian government has extended its lockdown due to the pandemic until June 14, a move that may impact the global electronics supply chain, according to TrendForce. Malaysia recently implemented MCO 3.0 (Movement Control Order), the nation’s pandemic control measure. Malaysia is home to many fab equipment, packaging and testing facilities, as well as passive compon... » read more

Manufacturing Bits: Feb. 16

By Mark LaPedus - 16 Feb, 2021 - Comments: 0

Hybrid bonding consortium for packaging A*STAR’s Institute of Microelectronics (IME) and several companies have formed a new consortium to propel the development of hybrid bonding technology for chip-packaging applications. The group, called the Chip-to-Wafer (C2W) Hybrid Bonding Consortium, includes A*STAR’s IME organization, Applied Materials, ASM Pacific, Capcon, HD MicroSystems, ONT... » read more

Manufacturing Bits: June 30

By Mark LaPedus - 30 Jun, 2020 - Comments: 0

1μm pitch wafer bonding At the recent IEEE Electronic Components and Technology Conference (ECTC), Imec presented a paper on a fine-pitch hybrid wafer-to-wafer bonding technology for heterogeneous integration. Imec described a way to enable hybrid bond pitches down to 1μm using a novel Cu/SiCN (copper/silicon-carbon-nitrogen) surface topography. Today, the industry is developing or shi... » read more

The Next Advanced Packages

By Mark LaPedus - 18 Jun, 2020 - Comments: 4

Packaging houses are readying their next-generation advanced IC packages, paving the way toward new and innovative system-level chip designs. These packages include new versions of 2.5D/3D technologies, chiplets, fan-out and even wafer-scale packaging. A given package type may include several variations. For example, vendors are developing new fan-out packages using wafers and panels. One is... » read more

Manufacturing Bits: June 25

By Mark LaPedus - 25 Jun, 2019 - Comments: 0

Panel-level consortium Fraunhofer is moving forward with the next phase of its consortium to develop technologies for panel-level packaging. In 2016, Fraunhofer launched the original effort, dubbed the Panel Level Packaging Consortium. The consortium, which had 17 partners, developed various equipment and materials in the arena. Several test layouts were designed for process development on ... » read more

Manufacturing Bits: June 10

By Mark LaPedus - 10 Jun, 2019 - Comments: 1

Predicting warpage in packages At the recent IEEE Electronic Components and Technology Conference (ECTC) in Las Vegas, there were several papers on ways to predict variation and warpage in IC packages. Advanced packages are prone to unwanted warpage during the process flow. The warpage challenges escalate as the packages become thinner. Warpage in turn can impact yields in IC packages. ... » read more

Week In Review: Manufacturing, Test

By Mark LaPedus - 29 Mar, 2019 - Comments: 0

Materials Wesfarmers, an Australian diversified firm, has made an unsolicited bid to acquire Lynas, one of the world’s largest suppliers of rare earths outside of China. Rare earths are chemical elements found in the Earth’s crust. They are used in cars, consumer electronics, computers, communications, clean energy and defense systems. The big market for rare earths is magnets. In semicond... » read more

Manufacturing Bits: Feb. 5

By Mark LaPedus - 05 Feb, 2019 - Comments: 1

Multi-beam litho shakeout The multi-beam e-beam market for lithography applications continues to undergo a shakeout amid technical roadblocks and other issues. Last week, ASML announced that it had acquired the intellectual-property (IP) assets of Mapper Lithography, a Dutch supplier of multi-beam e-beam tools for lithography applications that fell into bankruptcy late last year. As it t... » read more

Power/Performance Bits: Sept. 25

By Jesse Allen - 25 Sep, 2018 - Comments: 0

Heat transfer in 2D materials Engineers at the University of Illinois developed a way to reduce overheating in nanoelectronics that incorporate 2D components by adding another layer to the structure. "In the field of nanoelectronics, the poor heat dissipation of 2D materials has been a bottleneck to fully realizing their potential in enabling the manufacture of ever-smaller electronics whil... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: A*Star

Fan-Out Packaging Options Grow

Week In Review: Manufacturing, Test

Manufacturing Bits: Feb. 16

Manufacturing Bits: June 30

The Next Advanced Packages

Manufacturing Bits: June 25

Manufacturing Bits: June 10

Week In Review: Manufacturing, Test

Manufacturing Bits: Feb. 5

Power/Performance Bits: Sept. 25