Hiding Security Keys Using ReRAM PUFs

By Katherine Derbyshire - 21 Apr, 2022 - Comments: 2

Resistive RAM and physically unclonable functions (PUFs) have been gaining traction for completely different reasons, but when combined they create an extremely secure and inexpensive way of storing authentication keys. As security concerns shift from purely software to a combination of hardware and software, chipmakers and systems companies have been scrambling to figure out how to prevent ... » read more

Making PUFs Even More Secure

By Bryon Moyer - 06 Jan, 2022 - Comments: 0

As security has become a must-have in most systems, hardware roots of trust (HRoTs) have started appearing in many chips. Critical to an HRoT is the ability to authenticate and to create keys – ideally from a reliable source that is unviewable and immutable. “We see hardware roots of trust deployed in two use models — providing a foundation to securely start a system, and enabling a se... » read more

Week In Review: Design, Low Power

By Jesse Allen - 23 Jul, 2021 - Comments: 0

Tools Cadence unveiled Cerebrus Intelligent Chip Explorer, a new machine learning-based tool to drive the Cadence RTL-to-signoff implementation flow. The tool aims to use reinforcement learning to find flow solutions that otherwise might not be explored and applies models to future designs. The company says it can improve productivity up to 10X and PPA up to 20% with optimization of the flow f... » read more

Utilizing Computational Memory

By Brian Bailey - 24 Oct, 2019 - Comments: 0

For systems to become faster and consume less power, they must stop wasting the power required to move data around and start adding processing near memory. This approach has been proven, and products are entering the marketplace designed to fill a number of roles. Processing near memory, also known as computational memory, has been hiding in the shadows for more than a decade. Ever since the... » read more

Solving The Memory Bottleneck

By Brian Bailey - 04 Oct, 2019 - Comments: 4

Chipmakers are scrambling to solve the bottleneck between processor and memory, and they are turning out new designs based on different architectures at a rate no one would have anticipated even several months ago. At issue is how to boost performance in systems, particularly those at the edge, where huge amounts of data need to be processed locally or regionally. The traditional approach ha... » read more

The Next New Memories

By Mark LaPedus - 15 Aug, 2019 - Comments: 2

Several next-generation memory types are ramping up after years of R&D, but there are still more new memories in the research pipeline. Today, several next-generation memories, such as MRAM, phase-change memory (PCM) and ReRAM, are shipping to one degree or another. Some of the next new memories are extensions of these technologies. Others are based on entirely new technologies or involve ar... » read more

Next-Gen Memory Ramping Up

By Mark LaPedus - 16 Aug, 2018 - Comments: 6

The next-generation memory market is heating up as vendors ramp a number of new technologies, but there are some challenges in bringing these products into the mainstream. For years, the industry has been working on a variety of memory technologies, including carbon nanotube RAM, FRAM, MRAM, phase-change memory and ReRAM. Some are shipping, while others are in R&D. Each memory type is di... » read more

The Week In Review: Manufacturing

By Mark LaPedus - 18 May, 2018 - Comments: 1

Fab tools and test VLSI Research released its annual "Customer Satisfaction Survey" and listed "THE BEST Suppliers" of 2018. VLSI Research received feedback from more than 94% of the chip market and 76% of subsystems customers for this year’s survey. Who are the winners? Applied Materials reported its second quarter results, along with its business outlook. Compared to the second quarter ... » read more

What Happened To ReRAM?

By Mark LaPedus - 21 Sep, 2017 - Comments: 8

Resistive RAM (ReRAM), one of a handful of next-generation memories under development, is finally gaining traction after years of setbacks. Fujitsu and Panasonic are jointly ramping up a second-generation ReRAM device. In addition, Crossbar is sampling a 40nm ReRAM technology, which is being made on a foundry basis by China’s SMIC. And not to be outdone, TSMC and UMC recently put ReRAM on ... » read more

The Week In Review: Design

By Jesse Allen - 15 Sep, 2017 - Comments: 0

Tools Cadence unveiled a new equivalence checking tool which features a massively parallel architecture capable of scaling to 100s of CPUs and adaptive proof technology that analyzes each partition and determines the optimal formal algorithm. According to the company, the Conformal Smart Logic Equivalence Checker provides an average of 4X runtime improvement with the same resources over the pr... » read more

← Older posts

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.