Tools
Cadence unveiled an integrated memory design and verification tool, with environments for bitcell design, array and complier verification, and memory characterization. It utilizes existing simulation databases for multi-corner and Monte Carlo analysis, which the company says can lead to a 2X runtime improvement.
Solido Design Automation uncorked PVTMC Verifier, which uses machine lear...
» read more