The Week In Review: Design

By Jesse Allen - 03 Nov, 2017 - Comments: 0

M&A Synopsys will acquire Black Duck Software, a provider of software for securing and managing open source software. Synopsys already has a stake in this area from its Coverity acquisition in 2014, which it has been using to analyze security practices in open source software. Founded in 2003 and headquartered in Massachusetts, Black Duck's products automate the process of identifying and ... » read more

Tech Talk: eFPGA LUTs

By Ed Sperling - 02 Nov, 2017 - Comments: 0

Cheng Wang, Flex Logix's senior vice president of engineering, explains how to use lookup tables in embedded FPGAs and which number of inputs is best for which application. https://youtu.be/ScnIbCOLcP4 » read more

New Interconnect Makes eFPGA Dense And Portable

By Geoff Tate - 02 Nov, 2017 - Comments: 0

FPGAs were invented over 30 years ago. Today they are much bigger and faster, but their basic architecture remains unchanged: logic blocks formed around LUTs (look-up-tables) in a sea of mesh (x/y grid) interconnect with a matrix of switches at every “intersection.” One FPGA company executive once said they don’t really sell programmable logic, they sell programmable interconnect, beca... » read more

Evolution Of The MCU

By Ed Sperling - 26 Oct, 2017 - Comments: 0

Microcontrollers are taking on a variety of new and much more complex computing tasks, evolving from standalone chips to more highly integrated devices that can rival complex microprocessors. Microcontroller units (MCUs) are being designed into everything from assisted and autonomous driving to smart cards. They often are the central processing elements for a slew of connected devices that i... » read more

The Week In Review: Design

By Jesse Allen - 13 Oct, 2017 - Comments: 0

Storage Western Digital uncorked disk drives based upon microwave-assisted magnetic recording technology. MAMR technology is one of two energy-assisted technologies the company has under development, the other being heat-assisted magnetic recording. Of the two, Western Digital said only MAMR has achieved the reliability required in data centers. The company noted that densities of its MAMR dev... » read more

Trimming Waste In Chips

By Brian Bailey - 12 Oct, 2017 - Comments: 0

Extra circuitry costs money, reduces performance and increases power consumption. But how much can really be trimmed? When people are asked that question they either get defensive or they see it as an opportunity to show the advantages of their architecture, design process or IP. The same holds true for IP suppliers. Others point out that the whole concept of waste is somewhat strange, becau... » read more

Starting Point Is Changing For Designs

By Ed Sperling - 04 Oct, 2017 - Comments: 0

The starting point for semiconductor designs is shifting. What used to be a fairly straightforward exercise of choosing a processor based on power or performance, followed by how much on-chip versus off-chip memory is required, has become much more complicated. This is partly due to an emphasis on application-specific hardware and software solutions for markets that either never existed befo... » read more

Plugging Gaps In Advanced Packaging

By Ann Mutschler - 27 Sep, 2017 - Comments: 0

The growing difficulty of cramming more features into an SoC is driving the entire chip industry to consider new packaging options, whether that is a more complex, integrated SoC or some type of advanced packaging that includes multiple chips. Most of the work done in this area so far has been highly customized. But as advanced packaging heads into the mainstream, gaps are beginning to appea... » read more

The Week In Review: Design

By Jesse Allen - 08 Sep, 2017 - Comments: 0

Tools Cadence unveiled an integrated memory design and verification tool, with environments for bitcell design, array and complier verification, and memory characterization. It utilizes existing simulation databases for multi-corner and Monte Carlo analysis, which the company says can lead to a 2X runtime improvement. Solido Design Automation uncorked PVTMC Verifier, which uses machine lear... » read more

A Chip For All Seasons

By Jeff Dorsch - 07 Sep, 2017 - Comments: 0

FPGAs are showing up in more designs and in more markets, and as they get included in more systems they are becoming much more complex. A decade ago, the key markets for [gettech id="31071" t_name="FPGAs"] were industrial, medical, automotive and aerospace. Those markets remain strong, but FPGAs also are playing a role in artificial intelligence, data centers, the [getkc id="76" kc_name="... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.

by Ed Sperling

tag: Flex Logix

The Week In Review: Design

Tech Talk: eFPGA LUTs

New Interconnect Makes eFPGA Dense And Portable

Evolution Of The MCU

The Week In Review: Design

Trimming Waste In Chips

Starting Point Is Changing For Designs

Plugging Gaps In Advanced Packaging

The Week In Review: Design

A Chip For All Seasons