Tech Talk: Connected Intelligence


Gary Patton, CTO at GlobalFoundries, talks about computing at the edge, the slowdown in scaling, and why new materials and packaging approaches will be essential in the future. https://youtu.be/Zbz0R_yFFrQ » read more

Big Trouble At 3nm


As chipmakers begin to ramp up 10nm/7nm technologies in the market, vendors are also gearing up for the development of a next-generation transistor type at 3nm. Some have announced specific plans at 3nm, but the transition to this node is expected to be a long and bumpy one, filled with a slew of technical and cost challenges. For example, the design cost for a 3nm chip could exceed an eye-p... » read more

CMOS-Embedded STT-MRAM Arrays In 2xnm Nodes For GP-MCU Applications


Perpendicular Spin-Transfer Torque (STT) MRAM is a promising technology in terms of read/write speed, low power consumption and non-volatility, but there has not been a demonstration of high density manufacturability at small geometries. In this paper we present an unprecedented demonstration of a robust STT-MRAM technology designed in a 2x nm CMOS- embedded 40 Mb array. Key features are full a... » read more

The Week In Review: Manufacturing


Chipmakers and OEMs Tesla Motors has been struggling to get its new electric car, the Model 3, out the door. And it recently implemented a layoff amid ongoing losses. But the struggling car maker could be in the midst of a rebound. “Based on our checks, we believe the perceived quality of Model 3s coming off the lines continue to improve relative to prior checks, and we view this as one of t... » read more

Chip Dis-Integration


Just because something can be done does not always mean that it should be done. One segment of the semiconductor industry is learning the hard way that continued chip integration has a significant downside. At the same time, another another group has just started to see the benefits of consolidating functionality onto a single substrate. Companies that have been following Moore's Law and hav... » read more

Advanced Packaging Confusion


Advanced packaging is exploding in all directions. There are more chipmakers utilizing different packaging options, more options for the packages themselves, and a confusing array of descriptions and names being used for all of these. Several years ago, there were basically two options on the table, 3D-ICs and 2.5D. But as chipmakers began understanding the difficulty, cost and reduced benef... » read more

New Transistor Types Vs. Packaging


Plans are being formulated for the rollout of multiple types of gate-all-around FETs and literally dozens of advanced packaging options. The question now is which ones will achieve critical mass, because there aren't enough chips in the world to support all of them profitably. FinFETs, which were first introduced by Intel at 22nm, are running out of steam. While they will survive 10/7nm, and... » read more

The Week In Review: Manufacturing


Cleanliness is a good thing. In the fab, it's also a very profitable thing. According to a report from Research and Markets, the wafer cleaning systems market will grow more than 6%. The research house notes, however, that the rate of growth is slowing. GlobalFoundries began volume production of its 180nm ultra-high-voltage process for industrial and power applications. The base platform sta... » read more

The Week In Review: Manufacturing


Chipmakers GlobalFoundries has announced that its 22nm FD-SOI technology platform has been certified to AEC-Q100 Grade 2 for production. As a part of the AEC-Q100 certification, devices must withstand reliability stress tests for an extended period of time and over a wide temperature range in order to achieve Grade 2 certification. Presto Engineering has joined GlobalFoundries’ ecosystem ... » read more

Quantum Effects At 7/5nm And Beyond


Quantum effects are becoming more pronounced at the most advanced nodes, causing unusual and sometimes unexpected changes in how electronic devices and signals behave. Quantum effects typically occur well behind the curtain for most of the chip industry, baked into a set of design rules developed from foundry data that most companies never see. This explains why foundries and manufacturing e... » read more

← Older posts Newer posts →